Design Verification Engineer
- Hiring Organisation
- IC Resources
- Location
- London Area, United Kingdom
based verification at IP and subsystem levels Proven experience building UVM testbenches from scratch Proficiency in Python for verification automation Solid experience with SystemVerilog Assertions (SVA) A minimum of 4 years experience. What’s on offer Competitive base salary plus share options Opportunity to help build something from the ground ...