Intel Jobs in the South West

4 of 4 Intel Jobs in the South West

Senior FPGA Engineer

paignton, south west england, United Kingdom
IC Resources
analysis Strong skills in SystemVerilog, Verilog, VHDL, and scripting (tcl and Python) Experience with high-performance FPGA devices such as Xilinx Versal Premium or Intel Agilex 7 If you're interested in the position of Senior FPGA Engineer or other FPGA roles, please apply or contact Sam Cruse More ❯
Posted:

Software Architect

Theale, south west england, United Kingdom
Concurrent
issues. Provide technical leadership and mentorship to engineering teams. Ensure software solutions adhere to security standards. What’s in it for me? As an Intel Titanium partner, Concurrent will enable access to the latest technologies years in advance of their release to market, to allow you and your team More ❯
Posted:

Verification Technician

Theale, south west england, United Kingdom
Concurrent
defect analysis. Excellent communication skills to convey findings to team members. Appreciation for design proving processes. Understanding of hardware single board computers. Familiarity with Intel CPUs, x86_64/ARM/RISC-v architectures. Benefits for Working at Concurrent Generous company pension scheme (up to 10% employer contribution) Health More ❯
Posted:

Principal Firmware Engineer

Luton, south west england, United Kingdom
Holt Executive Ltd
Senior/Principal Firmware Engineer: Experienced with Mentor Graphics FPGA development tools including HDL Designer, ModelSim/Questa and Precision Familiar with Xilinx/Intel (Altera)/Microsemi (Actel) design flows (ISE, Vivado, Quartus) and third-party synthesis tools Experience in specifying timing and area constraints for efficient FPGA … device families and verification methodologies Experienced with Mentor Graphics FPGA development tools including HDL Designer, ModelSim/Questa and Precision Familiar with Xilinx/Intel (Altera)/Microsemi (Actel) design flows (ISE, Vivado, Quartus) and third-party synthesis tools Experience in specifying timing and area constraints for efficient FPGA More ❯
Posted: