Principal Design Engineer
- Location
- City of Edinburgh, Scotland, United Kingdom
optimization Static analysis, lint, and CDC Performance and power optimization RTL-to-gates implementation flows Required Qualifications Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related discipline. 10+ years of relevant RTL/ASIC design experience. Proficiency in Verilog ...