Analog IC Layout Engineer
- Location
- City of Edinburgh, Scotland, United Kingdom
Experience of layout in advanced nanometer CMOS technologies. Strong grasp of physical layout and physical verification flows and methodologies (Cadence Virtuoso Layout-XL, Mentor Graphics Calibre), including high voltage verification techniques. Ability to work successfully with both local and remote teams and foster a culture of best layout ...