Senior / Principal FPGA Engineer
dunfermline, north east scotland, united kingdom
Certain Advantage
developing FPGA using VHDL or Verilog Experienced with Mentor Graphics FPGA development tools including HDL Designer, ModelSim/Questa and Precision Familiar with Xilinx/Intel (Altera)/Microsemi (Actel) design flows (ISE, Vivado, Quartus) and third-party synthesis tools Experience in specifying timing and area constraints for efficient FPGA Place and Route. Independent verification using VHDL Experience of More ❯
Posted: