10 of 10 Remote/Hybrid SystemVerilog Jobs in Edinburgh

discipline) with an extensive proven background in digital CMOS circuit design Implementation of complex digital circuits and sub-systems in RTL using Verilog/SystemVerilog Understanding of digital system-level design, including use of standard bus protocols, bus architecture design and chip-level clock and reset architectures Verification of block ...

success with complex mixed signal IC’s.Metric driven verification - verification planning, requirements extraction - Directed and constrained random verification - Functional and code coverage analysisSystemVerilog - SVA (SystemVerilog Assertions)Testbench design with verification frameworks like UVM/OVM, e, VMMDebugging skills - RTL - Testbench, OOP - Gate level (including SDF)Strong ability to interpret results ...

problem solver.Preferred Skills and Qualifications: Scripting experience with Python, sh/csh, TCL, MakeObject orientated programming (OOP) - Use of OOP design patternsKnowledge of SVA (SystemVerilog Assertions)Metric driven verification - verification planning, requirements extraction - Directed and constrained random verificationFunctional and code coverage analysisPower aware verification (using CPF/UPF)Testbench design ...

Job Description:Salary: £60,000 to £84,955Leonardo UK operates a grade-based salary framework with broad bands. The salary range shown reflects the approved grade band for this role, or a narrower hiring range ...

Job Description: Salary: £60,000 to £84,955 Leonardo UK operates a grade-based salary framework with broad bands. The salary range shown reflects the approved grade band for this role, or a narrower hiring ...

Job Description:Salary: Engineer: £37,400 to £53,550/Senior: £45, 200 to £61,950/Principal: £53,300 to £71,400/Lead: £59,400 to £84,955Leonardo UK operates a grade-based ...

Job Description: Salary: Engineer: £37,400 to £53,550/Senior: £45, 200 to £61,950/Principal: £53,300 to £71,400/Lead: £59,400 to £84,955 Leonardo UK operates a grade ...

/Computer Science or other related discipline. Metric driven verification – verification planning, requirements extraction – directed and constrained random verification – functional and code coverage analysis SystemVerilog – SVA (SystemVerilog Assertions) Testbench design with verification frameworks like UVM/OVM, e, VMM Debugging skills – RTL – Testbench, OOP – Gate level (including SDF) Scripting experience ...

decisions, define robust microarchitectures and work closely with Architecture, Verification and Software Engineering teams to deliver high-performance silicon. You'll work on challenging SystemVerilog RTL Design, contribute to SoC Integration, and help deliver complex semiconductor products from concept through to successful tape-out. What You'll Be Doing Designing … high-quality RTL using SystemVerilog Defining microarchitecture for advanced ASIC and SoC designs Supporting large-scale SoC Integration Developing complex digital hardware for next-generation semiconductor devices Collaborating with ASIC Architects, Verification Engineers and Software Engineers Participating in technical design reviews and influencing engineering decisions Supporting projects throughout the complete ...

other verification engineers to deliver high-quality silicon solutions.ResponsibilitiesDevelop and execute comprehensive verification plans for complex mixed-signal ASIC designs.Create and maintain testbenches using SystemVerilog/UVM.Write and debug test cases to verify functionality, performance, and corner cases.Perform block-level and full-chip verification, including simulation, coverage analysis, and regression … degree in Electrical Engineering, Computer Engineering, or related field.10+ years of experience in digital and/or mixed-signal design verification.Strong proficiency in SystemVerilog, UVM, and simulation tools (Synopsys VCS, Cadence Xcelium).Solid understanding of digital design fundamentals, RTL design, and ASIC development flows.Experience with scripting languages (Python, Perl ...