Senior FPGA Verification Engineer
- Location
- Oxford, England, United Kingdom
develop, and maintain advanced UVM/SystemVerilog verification environments for complex FPGA designs. Define and execute comprehensive verification plans, including constrained-random testing, functional coverage, and code coverage analysis. Collaborate with RTL design engineers to debug issues, identify root causes, and ensure high-quality design implementation. Develop ...