FPGA Engineer - Glasgow - Submarines
Glasgow, Renfrewshire, United Kingdom
Hybrid / WFH Options
Hybrid / WFH Options
ENGINEERINGUK
level requirements and detailed designs Writing VHDL and Verilog HDL code using Sigasi Studio Simulating HDL designs at unit, integration and system level using Mentor Graphics QuestaSIM Undertaking synthesis, place and route and static timing analysis using Synopsis Synplify, targeting Xilinx FPGAs Developing Python scripts for process automation More ❯
Employment Type: Permanent
Salary: GBP Annual
Posted: