1 to 21 of 21 RISC-V Jobs in England

understanding of NPUs or GPUs. Experience in optimizing kernels for power efficiency and low-latency applications. Experience in SIMD/vector processing experience (RISC-V Vector) Knowledge of performance profiling tools and methodologies. Contributions to projects related to parallel computing or machine learning. The Process Application review > 1st more »

QEMU, Xen or KVM. Prior working experience especially in kernel debugging or community patch submission is preferred. Experience in multi platform (x86, Arm, RISC-V) kernel and system development is preferred. Knowledge of the implementation of virtualization technology (Xen/KVM, Qemu). Understand the implementation of DPDK more »

QEMU, Xen or KVM Preferred Qualifications: Prior working experience especially in kernel debugging or community patch submission Experience in multi-platform (x86, Arm, RISC-V) kernel and system development Knowledge of the implementation of virtualization technology (Xen/KVM, Qemu) Understanding the implementation of DPDK/VPP/ more »

for the role of Junior ISA Architect include: BSc/MSc/PhD in Electrical Engineering or similar field experience with ARM/RISC-V/MIPS architecture good understanding of hardware architecture development skils, such as C++, Python, assembly Exposure to ISA (Instruction Set Architecture) and HW more »

from 3 ~ 5 years (ML, linear algebra) Proficiency in CUDA, OpenCL, or similar parallel programming languages Experience in SIMD/vector processing experience(RISC-V Vector) Strong software development skills using standard development tools (e.g., Git, Jira, etc.) Basic understanding of machine learning frameworks (TensorFlow, PyTorch, etc.) Excellent more »

as SystemC, Gem5, Simics, QEMU and etc Knowledge of Verilog and/or VHDL and experience with simulators and waveform debugging Familiarity with RISC-V architectures and instruction sets Knowledge of script languages The Process Application review > 1st Interview > 2nd Interview (technical) > 3rd Interview more »

following would be considered a plus: Rich experience in kernel debugging or community patch submission Experience in multi platform (x86/arm/risc-v) kernel and system development Understand the implementation of virtualization technology (Xen/KVM, etc.), read the relevant source code Understand the implementation of more »

/SoC architecture and performance trade-offs Knowledge of Verilog and/or VHDL and experience with simulators and waveform debugging Familiarity with RISC-V architectures and instruction sets Knowledge of script languages The Process Application review > 1st Interview > 2nd Interview (technical) > 3rd Interview more »

/Microarchitecture/C++ We are currently partnered with a cutting-edge semiconductor startup in the UK working on next-generation CPU/Risc-V technologies. The team is looking to expand its headcount with a Senior Compute Library Engineer to actively contribute to the advancement in capabilities more »

funding and business success, I am looking for a Design Verification Engineer to join this dynamic start-up company reimagining silicon and creating RISC-V based computing platforms targeting AI. Headquartered in Silicon Valley, this company has moved across the pond and are growing in Cambridge. Although fully more »

experience in processor verification. Experience in unit and full chip level test benches. Fluent in Systemverilog, C/C++ and Python. Knowledge of RISC-V ISA would be advantageous. Your benefits package will depend on position, but your benefits programme will include industry leading healthcare, annual bonus plan more »

funding and business success, I am looking for an ASIC Design Engineer to join this dynamic start-up company reimagining silicon and creating RISC-V based computing platforms targeting AI. Headquartered in Silicon Valley, this company has moved across the pond and are growing in Cambridge. Although fully more »

Digital Design Verification - RISC-V ISA - Processor Microarchitecture - CPU - Formal Verification - Model checking - Property checking - SVA - OneSpin - JasperGold- International teams - Start-up culture Locations: France (Villeneuve-Loubet), Germany (Munich), the UK (Bristol/Cambridge), the Czech Republic (Brno, Prague), Barcelona (Spain), Greece (Heraklion/Thessaloniki/Athens) Department … role with the main goal to raise the usage of formal techniques applied to Codasip processors, including Low-Power embedded and High-Performance RISC-V application processors, including multiple-issue and/or multi-core architectures as well as the high-end ones. Our Verification and IP Design … Enable formal verification users to apply standard and advanced methodologies and techniques Contribute to the development of tools Focus on the verification of RISC-V processors and their components to raise the quality of our deliverables Review and support FV test plans YOU NEED TO POSSESS THE FOLLOWING more »

motivated self-starters who enjoy working on something revolutionary in an innovative company. To be responsible for the microarchitecture definition and implementation of RISC-V processors and extensions Processor development within the Codasip Architectural Language (CodAL) Undertaking design synthesis and results analysis to ensure PPA targets can be … Analytical thinking, self-sufficiency, team collaboration Ability to work across teams to debug issues and find root causes NICE-TO-HAVE: Knowledge of RISC-V instruction set Advanced knowledge of computer systems and architecture Experience of Synthesis, Design for Test and Timing Analysis Experience of low power design … unique competitive advantage by empowering their system-on-chip developers to build the most innovative products. Our processor cores are based on the RISC-V open architecture. The potential for customizing RISC-V is unlocked with the Codasip Custom Compute approach: our unique architecture description language more »

unique competitive advantage by empowering their system-on-chip developers to build the most innovative products. Our processor cores are based on the RISC-V open architecture. The potential for customizing RISC-V is unlocked with the Codasip Custom Compute approach : our unique architecture description language … CodAL , and the powerful automated processor design tool, Codasip Studio. These are at the heart of our unique and groundbreaking RISC-V processor solutions. Founded in 2014, we've grown into a thriving and talented global community. Our IP engineering teams work from offices spread across Europe , including … semiconductor IP industry. Prior experience as an FAE or in a customer-facing technical support role. Knowledge of embedded programming including Arm or RISC-V assembly code. Understanding of processor design, how a CPU pipeline works. Strong analytical and problem-solving skills. Ability and willingness to travel, potentially more »

Digital Design Verification - RISC-V ISA - Processor Microarchitecture - CPU - Formal Verification - Model checking - Property checking - SVA - OneSpin - JasperGold- International teams - Start-up culture Locations: France (Villeneuve-Loubet), Germany (Munich), the UK (Bristol/Cambridge), the Czech Republic (Brno, Prague), Barcelona (Spain), Greece (Heraklion/Thessaloniki/Athens) Department … role with the main goal to raise the usage of formal techniques applied to Codasip processors, including Low-Power embedded and High-Performance RISC-V application processors, including multiple-issue and/or multi-core architectures as well as the high-end ones. Our Verification and IP Design … Enable formal verification users to apply standard and advanced methodologies and techniques Contribute to the development of tools Focus on the verification of RISC-V processors and their components to raise the quality of our deliverables Review and support FV test plans YOU NEED TO POSSESS THE FOLLOWING more »

unique competitive advantage by empowering their system-on-chip developers to build the most innovative products. Our processor cores are based on the RISC-V open architecture. The potential for customizing RISC-V is unlocked with the Codasip Custom Compute approach: our unique architecture description language … CodAL, and the powerful automated processor design tool, Codasip Studio. These are at the heart of our unique and groundbreaking RISC-V processor solutions. Our Design Centers and Sales Offices Founded in 2014, we've grown into a thriving and talented global community. Our IP engineering teams work … efforts with company strategy and objectives. Collaborate with the current Verification lead to share responsibilities, ensuring effective management of workload and resources. Verify RISC-V processors and extensions. Take ownership of IP Verification projects. Be instrumental in deciding company strategy regarding verification. Tackle the challenges unique to Codasip more »

unique competitive advantage by empowering their system-on-chip developers to build the most innovative products. Our processor cores are based on the RISC-V open architecture. The potential for customizing RISC-V is unlocked with the Codasip Custom Compute approach: our unique architecture description language … CodAL, and the powerful automated processor design tool, Codasip Studio. These are at the heart of our unique and groundbreaking RISC-V processor solutions. Our Design Centers and Sales Offices Founded in 2014, we've grown into a thriving and talented global community. Our IP engineering teams work … efforts with company strategy and objectives. Collaborate with the current Verification lead to share responsibilities, ensuring effective management of workload and resources. Verify RISC-V processors and extensions. Take ownership of IP Verification projects. Be instrumental in deciding company strategy regarding verification. Tackle the challenges unique to Codasip more »

ASIC Design Engineer - London or Remote from within the UK UK Start Up A unique opportunity has arisen for an SoC Design Engineer to join an early-stage cyber security company building quantum & AI technologies to protect organisations of all more »

CPU Verification Engineer | RISC-V | AI Start-up | Cambridge, UK The company is a well-funded Start-up focused on AI Accelerators and RISC V technologies that is looking to bring on a Senior Verification Engineer onto their team in Cambridge on a hybrid basis … in Cambridge, which currently has around 20 people. Your profile: 5+ years of experience on IP Verification Good understanding of CPU micro-architecture (RISC V or Arm) Proficiency in computer/SoC architecture and performance trade-offs If this role interests you please apply directly on LinkedIn or more »

fast-growing CPU Hardware team. They are expanding their CPU IP development from internal use to support an extensive portfolio offering highly competitive RISC-V CPUs. Their mission is to create through constant innovation the best-in-class RISC-V CPUs for a wide range of more »