Principal Design Engineer
Manchester, England, United Kingdom
ARM
Demonstration of a strong delivery record of high quality, low power, high performance sophisticated micro-architecture and RTL design using System Verilog, Verilog or VHDL in reasonable timescales. Be able to navigate and make high-level design trade-offs and articulate the rationale for those choices. Knowledgeable on ASIC (or more »
Posted: