Senior CPU RTL Engineer (RISC‐V, Chisel)
- Hiring Organisation
- Jobleads-UK
- Location
- United Kingdom
hardware design with Verilog/System Verilog or VHDL. Excellent collaboration skills and attention to detail are essential, and experience with tools like Git, Jira, and Confluence is preferred. #J-18808-Ljbffr ...