Staff Design Verification Engineer
- Location
- City of Edinburgh, Scotland, United Kingdom
7+ years of experience. Contributions to full chip level design verification of mixed signal devices. IC top-level DMS SV/UVM verification, Object-Oriented and Randomized Verification, as well as Gate Level Simulation. Top-level metric-driven analog mixed-signal (AMS) simulations. Modelling and validation of analog ...