Physical Design Engineer Jobs in the East of England

2 of 2 Physical Design Engineer Jobs in the East of England

Senior Physical Design Engineer - Semiconductors / Inside IR35

Cambridge, England, United Kingdom
European Tech Recruit
Senior Physical Design Engineer - Semiconductors/Inside IR35 We are currently partnered with an industry leading semiconductor company in the UK looking to expand their team with an experienced Physical Design Engineer to join their GPU team in Cambridge. This opportunity in a hybrid contract engagement (2 days onsite in Cambridge required) with an … initial duration of 6 months (Inside IR35). Key Responsibilities: Perform full physical implementation flow of complex processor designs, from RTL through place and route to static timing analysis (STA). Provide constructive feedback to RTL designers to enhance PPA and remove implementation bottlenecks via issue tracking tools. Collaborate with EDA tool vendors to troubleshoot tool-related challenges and … improve design outcomes. Manage and prioritize your workload to meet project milestones and objectives. Required Experience & Tools: Experience with Cadence tools such as Genus, Innovus, Tempus, QRC, and Conformal. Proficient in physical design flows including synthesis, logical equivalence checking (LEC), floorplanning, placement, clock tree synthesis (CTS), routing, and STA. Familiarity with Synopsys Fusion Compiler and Formality tools. More ❯
Posted:

Senior Physical Design Engineer - Semiconductors / Inside IR35

cambridge, east anglia, united kingdom
European Tech Recruit
Senior Physical Design Engineer - Semiconductors/Inside IR35 We are currently partnered with an industry leading semiconductor company in the UK looking to expand their team with an experienced Physical Design Engineer to join their GPU team in Cambridge. This opportunity in a hybrid contract engagement (2 days onsite in Cambridge required) with an … initial duration of 6 months (Inside IR35). Key Responsibilities: Perform full physical implementation flow of complex processor designs, from RTL through place and route to static timing analysis (STA). Provide constructive feedback to RTL designers to enhance PPA and remove implementation bottlenecks via issue tracking tools. Collaborate with EDA tool vendors to troubleshoot tool-related challenges and … improve design outcomes. Manage and prioritize your workload to meet project milestones and objectives. Required Experience & Tools: Experience with Cadence tools such as Genus, Innovus, Tempus, QRC, and Conformal. Proficient in physical design flows including synthesis, logical equivalence checking (LEC), floorplanning, placement, clock tree synthesis (CTS), routing, and STA. Familiarity with Synopsys Fusion Compiler and Formality tools. More ❯
Posted: