Senior FPGA Design Engineer Jobs in Paignton

2 of 2 Senior FPGA Design Engineer Jobs in Paignton

Senior FPGA Design Engineer

paignton, south west england, United Kingdom
Hybrid / WFH Options
Logik Source
this exciting new opportunity will join an established startup company to develop technologies for a sustainable future through ML and Datacentre technologies. The experience FPGA Design Engineer will be responsible for FPGA Design for the development of high-speed network interface cards. Key responsibilities will … include Microarchitecture definition, RTL Implementation/synthesis/timing closure, Verification/Testing using SystemVerilog and delivering & validating FPGA based lab setups for trials. The successful candidate will have a good relevant degree, along with: Extensive hand on industry experience of FPGA Design for network applications a … using PCIe, CXL, RDMA, DDR4, bare metal use of high-speed transceivers, Ethernet, IP. Comprehensive understanding of clock domain crossing techniques. Strong knowledge of FPGA tool flows (synthesis, partitioning, place & route, timing analysis). Excellent skills in SystemVerilog/Verilog/VHDL. Scripting in Python/Tcl Driver expertise More ❯
Posted:

Senior FPGA Design Engineer

Paignton, Devon, UK
Hybrid / WFH Options
Logik Source
Datacentre technologies.Below, you will find a complete breakdown of everything required of potential candidates, as well as how to apply Good luck. The experience FPGA Design Engineer will be responsible for FPGA Design for the development of high-speed network interface cards. Key responsibilities will … include Microarchitecture definition, RTL Implementation/synthesis/timing closure, Verification/Testing using SystemVerilog and delivering & validating FPGA based lab setups for trials. The successful candidate will have a good relevant degree, along with: Extensive hand on industry experience of FPGA Design for network applications a … using PCIe, CXL, RDMA, DDR4, bare metal use of high-speed transceivers, Ethernet, IP. Comprehensive understanding of clock domain crossing techniques. Strong knowledge of FPGA tool flows (synthesis, partitioning, place & route, timing analysis). Excellent skills in SystemVerilog/Verilog/VHDL. Scripting in Python/Tcl. The company More ❯
Employment Type: Full-time
Posted: