Tcl Jobs in the South East

1 to 25 of 75 Tcl Jobs in the South East

Digital Design Engineer

Theale, Berkshire, UK
Aion Silicon
bus protocols (AXI/AHB/ACE). Experience with low power design methodology (UPF/CPF) and synthesis/timing analysis. Experience with Tcl, Perl, Python, SystemC, IPXACT, and database management. Familiarity with Linux software frameworks. Attributes: Self-motivated with the ability to work independently and as part of More ❯
Posted:

Digital Design Engineer

theale, south east england, united kingdom
Aion Silicon
bus protocols (AXI/AHB/ACE). Experience with low power design methodology (UPF/CPF) and synthesis/timing analysis. Experience with Tcl, Perl, Python, SystemC, IPXACT, and database management. Familiarity with Linux software frameworks. Attributes: Self-motivated with the ability to work independently and as part of More ❯
Posted:

Design Verification Engineer

Marlow, Buckinghamshire, United Kingdom
754 Altera Semiconductor Technology (M) Sdn. Bhd
of complex IP using System Verilog and UVM and developing reusable and scalable code. Strong scripting skills (UNIX shell scripting as well as e.g. TCL, Perl). Expert working knowledge of assertion-based verification. Hands-on RTL Debug capability and strong problem-solving skills. Experience with constrained-random verification including More ❯
Employment Type: Permanent
Salary: GBP Annual
Posted:

Design Verification Engineer

Marlow, England, United Kingdom
Altera
of complex IP using System Verilog and UVM and developing reusable and scalable code. Strong scripting skills (UNIX shell scripting as well as e.g. TCL, Perl). Expert working knowledge of assertion-based verification. Hands-on RTL Debug capability and strong problem-solving skills. Experience with constrained-random verification including More ❯
Posted:

FPGA Prototyping Consultant - EDA - m/f/d - Inklusiver Job

Newbury, Berkshire, UK
Hybrid / WFH Options
Siemens AG
Cloud-based solutions Knowledge of standard interface protocols such as PCIe, AMBA, USB, DDR, DisplayPort, etc. Commercial awareness of EDA companies and solutions Linux, Tcl/Python/shell, C/C++, DPI, SCE-MI, SystemC, UVM Connect, UVM Framework Questa Sim and Visualizer for simulation Background in consulting or More ❯
Employment Type: Full-time
Posted:

Senior FPGA Engineer

PO6, Portchester, Hampshire, United Kingdom
Hybrid / WFH Options
Enterprise Recruitment Ltd
Verilog, System Verilog Senior FPGA Engineer desirable skills High-speed protocols – Ethernet, PCIe, USB, NVMe, CXL etc C/C++. Linux, Bash, Python, VHDL, tcl Jira, Git VHDL High speed transceivers Memory controllers PCB Layout ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Position : Senior FPGA Engineer Location : WFH within reach of Portsmouth Salary : £60-95k Benefits More ❯
Employment Type: Permanent
Salary: £60000 - £90000/annum Healthcare, Bonus, Pension
Posted:

Senior FPGA Engineer

Portsmouth, England, United Kingdom
Hybrid / WFH Options
ZipRecruiter
Verilog, System Verilog Senior FPGA Engineer desirable skills High-speed protocols – Ethernet, PCIe, USB, NVMe, CXL etc C/C++. Linux, Bash, Python, VHDL, tcl Jira, Git VHDL High speed transceivers Memory controllers PCB Layout Position : Senior FPGA Engineer Location : WFH within reach of Portsmouth Salary : £60-95k Benefits More ❯
Posted:

Design Verification Engineer

Theale, Berkshire, UK
Aion Silicon
/SW co-verification and multi-mode simulation. Familiarity with HW acceleration techniques like emulation. Experience with verification infrastructure automation (e.g., Perl, Python, Java, Tcl, IP-XACT, UCDB). Strong knowledge of C programming for verification tasks. Demonstrated ability to listen to customer feedback, recognise opportunities for technical innovation, and More ❯
Posted:

Design Verification Engineer

theale, south east england, united kingdom
Aion Silicon
co-verification and multi-mode simulation . Familiarity with HW acceleration techniques like emulation . Experience with verification infrastructure automation (e.g., Perl , Python , Java , Tcl , IP-XACT , UCDB ). Strong knowledge of C programming for verification tasks. Demonstrated ability to listen to customer feedback , recognise opportunities for technical innovation , and More ❯
Posted:

Design Verification Engineer

Maidstone, England, United Kingdom
JR United Kingdom
co-verification and multi-mode simulation . Familiarity with HW acceleration techniques like emulation . Experience with verification infrastructure automation (e.g., Perl , Python , Java , Tcl , IP-XACT , UCDB ). Strong knowledge of C programming for verification tasks. Demonstrated ability to listen to customer feedback , recognise opportunities for technical innovation , and More ❯
Posted:

Design Verification Engineer

Dartford, England, United Kingdom
JR United Kingdom
co-verification and multi-mode simulation . Familiarity with HW acceleration techniques like emulation . Experience with verification infrastructure automation (e.g., Perl , Python , Java , Tcl , IP-XACT , UCDB ). Strong knowledge of C programming for verification tasks. Demonstrated ability to listen to customer feedback , recognise opportunities for technical innovation , and More ❯
Posted:

Design Verification Engineer

Woking, England, United Kingdom
JR United Kingdom
co-verification and multi-mode simulation . Familiarity with HW acceleration techniques like emulation . Experience with verification infrastructure automation (e.g., Perl , Python , Java , Tcl , IP-XACT , UCDB ). Strong knowledge of C programming for verification tasks. Demonstrated ability to listen to customer feedback , recognise opportunities for technical innovation , and More ❯
Posted:

Design Verification Engineer

Brighton, England, United Kingdom
JR United Kingdom
co-verification and multi-mode simulation . Familiarity with HW acceleration techniques like emulation . Experience with verification infrastructure automation (e.g., Perl , Python , Java , Tcl , IP-XACT , UCDB ). Strong knowledge of C programming for verification tasks. Demonstrated ability to listen to customer feedback , recognise opportunities for technical innovation , and More ❯
Posted:

Design Verification Engineer

High Wycombe, England, United Kingdom
JR United Kingdom
co-verification and multi-mode simulation . Familiarity with HW acceleration techniques like emulation . Experience with verification infrastructure automation (e.g., Perl , Python , Java , Tcl , IP-XACT , UCDB ). Strong knowledge of C programming for verification tasks. Demonstrated ability to listen to customer feedback , recognise opportunities for technical innovation , and More ❯
Posted:

Design Verification Engineer

Basingstoke, England, United Kingdom
JR United Kingdom
co-verification and multi-mode simulation . Familiarity with HW acceleration techniques like emulation . Experience with verification infrastructure automation (e.g., Perl , Python , Java , Tcl , IP-XACT , UCDB ). Strong knowledge of C programming for verification tasks. Demonstrated ability to listen to customer feedback , recognise opportunities for technical innovation , and More ❯
Posted:

Design Verification Engineer

Milton Keynes, England, United Kingdom
JR United Kingdom
co-verification and multi-mode simulation . Familiarity with HW acceleration techniques like emulation . Experience with verification infrastructure automation (e.g., Perl , Python , Java , Tcl , IP-XACT , UCDB ). Strong knowledge of C programming for verification tasks. Demonstrated ability to listen to customer feedback , recognise opportunities for technical innovation , and More ❯
Posted:

Digital Design Engineer

Woking, England, United Kingdom
JR United Kingdom
bus protocols (AXI/AHB/ACE). Experience with low power design methodology (UPF/CPF) and synthesis/timing analysis. Experience with Tcl, Perl, Python, SystemC, IPXACT, and database management. Familiarity with Linux software frameworks. Attributes: Self-motivated with the ability to work independently and as part of More ❯
Posted:

Digital Design Engineer

Reading, England, United Kingdom
JR United Kingdom
bus protocols (AXI/AHB/ACE). Experience with low power design methodology (UPF/CPF) and synthesis/timing analysis. Experience with Tcl, Perl, Python, SystemC, IPXACT, and database management. Familiarity with Linux software frameworks. Attributes: Self-motivated with the ability to work independently and as part of More ❯
Posted:

Digital Design Engineer

Dartford, England, United Kingdom
JR United Kingdom
bus protocols (AXI/AHB/ACE). Experience with low power design methodology (UPF/CPF) and synthesis/timing analysis. Experience with Tcl, Perl, Python, SystemC, IPXACT, and database management. Familiarity with Linux software frameworks. Attributes: Self-motivated with the ability to work independently and as part of More ❯
Posted:

Digital Design Engineer

Slough, England, United Kingdom
JR United Kingdom
bus protocols (AXI/AHB/ACE). Experience with low power design methodology (UPF/CPF) and synthesis/timing analysis. Experience with Tcl, Perl, Python, SystemC, IPXACT, and database management. Familiarity with Linux software frameworks. Attributes: Self-motivated with the ability to work independently and as part of More ❯
Posted:

Digital Design Engineer

Basingstoke, England, United Kingdom
JR United Kingdom
bus protocols (AXI/AHB/ACE). Experience with low power design methodology (UPF/CPF) and synthesis/timing analysis. Experience with Tcl, Perl, Python, SystemC, IPXACT, and database management. Familiarity with Linux software frameworks. Attributes: Self-motivated with the ability to work independently and as part of More ❯
Posted:

Digital Design Engineer

Guildford, England, United Kingdom
JR United Kingdom
bus protocols (AXI/AHB/ACE). Experience with low power design methodology (UPF/CPF) and synthesis/timing analysis. Experience with Tcl, Perl, Python, SystemC, IPXACT, and database management. Familiarity with Linux software frameworks. Attributes: Self-motivated with the ability to work independently and as part of More ❯
Posted:

Digital Design Engineer

Maidstone, England, United Kingdom
JR United Kingdom
bus protocols (AXI/AHB/ACE). Experience with low power design methodology (UPF/CPF) and synthesis/timing analysis. Experience with Tcl, Perl, Python, SystemC, IPXACT, and database management. Familiarity with Linux software frameworks. Attributes: Self-motivated with the ability to work independently and as part of More ❯
Posted:

Digital Design Engineer

High Wycombe, England, United Kingdom
JR United Kingdom
bus protocols (AXI/AHB/ACE). Experience with low power design methodology (UPF/CPF) and synthesis/timing analysis. Experience with Tcl, Perl, Python, SystemC, IPXACT, and database management. Familiarity with Linux software frameworks. Attributes: Self-motivated with the ability to work independently and as part of More ❯
Posted:

Digital Design Engineer

Milton Keynes, England, United Kingdom
JR United Kingdom
bus protocols (AXI/AHB/ACE). Experience with low power design methodology (UPF/CPF) and synthesis/timing analysis. Experience with Tcl, Perl, Python, SystemC, IPXACT, and database management. Familiarity with Linux software frameworks. Attributes: Self-motivated with the ability to work independently and as part of More ❯
Posted:
Tcl
the South East
25th Percentile
£112,500
Median
£115,000
75th Percentile
£117,500