1 to 1 of 1 UVM Jobs in Oxford

PhD (desirable) 12+ years of digital ASIC verification experience Practical experience and understanding of:Requirement capture, verification planning and coverage closure System Verilog and UVM test benches Creation of UVM test benches System Verilog assertions Managing regression and debugging failures Scripting languages (e.g. Perl/Python/TCL) As this more »