Verification Engineer Jobs in Avon

3 of 3 Verification Engineer Jobs in Avon

System Design and Verification Engineer

Bristol, Avon, England, United Kingdom
Eclectic Recruitment
of the programme’s major upgrades. This role reports to the technical lead for the project and offers opportunities for engagement with senior partners. Key Responsibilities: • Progress system design verification and validation activities for the project • Support maturation of the qualification strategy • Support key design reviews • Collate sub-system evidence to support compliance arguments and present to internal governance More ❯
Employment Type: Full-Time
Salary: £55,000 - £57,000 per annum
Posted:

Hardware Verification Engineer

Bristol, Avon, England, United Kingdom
Eclectic Recruitment
A fantastic opportunity has arisen for a self-driven individual to use their knowledge and expertise to implement a structured Test Philosophy for current and future products. This is a highly visible role, providing you with the opportunity to collaborate More ❯
Employment Type: Full-Time
Salary: £50,000 - £55,000 per annum
Posted:

Principal Verification Engineer

Bristol, Avon, South West, United Kingdom
Platform Recruitment Limited
MyclientisagloballyrecognisedsemiconductorcompanydevelopinganewproductfamilybasedonRISC-Varchitecture,markingasignificantevolutionintheirtechnologyroadmap. TheyreseekingskilledverificationengineerstosupporttheincreaseddemandforfunctionalverificationacrossavarietyofcomplexIPs.Thisgrowthreflectsbothlong-terminvestmentinR&Dandastrategicshiftinarchitecture,makingitanexcitingtimetojoin. PrincipalVerificationEngineer Responsibilities: DevelopandmaintainSystemVerilogUVMtestbenchesforcomplexIPs. LeadthecreationofnewUVMverificationcomponentsandcontributetotestbencharchitecture Debugtestfailuresanddefinefunctionalcoveragemodelstoensuresign-offquality. Workcloselywithdesignersandcontributetoverificationstrategyduringdesignandconceptphases. Improveverificationefficiencyandensurecompliancewithfunctionalsafetyandqualitystandards. Requirements: Minimum5yearsofIP-levelverificationexperienceusingSystemVerilogUVM. StrongunderstandingofUVMmethodology,SVAs,andverificationmetrics. Abilitytointerpretcomplexdesignspecificationsandcreaterobustverificationenvironments. Proficiencyinindustry-standardEDAtoolsandscriptinglanguages. Excellentcommunicationskillsandamethodical,detail-focusedapproach. Applytolearnmore! More ❯
Employment Type: Permanent
Posted: