FPGA design Engineer

Job Description

Job Description – Principal FPGA Design Engineer

\n

Location: Wotton-under-Edge, UK

\n

Working Arrangement: Hybrid – 3 days per week in the office

\n

\n

Key Responsibilities

\n

\n
• Lead FPGA architecture, design and development from prototype through production.

\n

• Develop and maintain VHDL/Verilog RTL, focusing on performance, reliability, resource optimisation and portability.

\n

• Develop FPGA verification and testbenches using tools such as OSVVM/VUnit.

\n

• Implement, debug and verify FPGA designs on real hardware.

\n

• Work with embedded algorithms, focusing on performance, accuracy, determinism and numerical robustness.

\n

• Manage requirements, traceability, design reviews and code reviews.

\n

• Support functional safety activities and certification where required.

\n

• Produce technical documentation covering architecture, interfaces, timing, verification and design decisions.

\n

• Mentor and support graduates and apprentices.

\n

• Collaborate across electronics, software, mechanical and systems engineering teams.

\n\n

Key Requirements

\n

\n
• Degree in Electronic Engineering, Physics or a related discipline.

\n

• Strong experience across the FPGA design lifecycle.

\n

• Excellent VHDL or Verilog RTL development experience.

\n

• Experience with Intel/Altera, AMD/Xilinx or Lattice FPGAs.

\n

• Strong FPGA verification and testbench experience, ideally with OSVVM.

\n

• Experience implementing and debugging FPGA designs on hardware.

\n

• Strong understanding of:

\n

• FPGA architecture and resource optimisation

\n

• Timing constraints and timing closure

\n

• Digital logic and clock-domain crossings (CDC)

\n

• Pipelining

\n

• Embedded systems and microcontrollers

\n

• Signal processing

\n\n

Desirable Skills

\n

\n
• C/C++, Assembly or other embedded programming languages.

\n

• OSVVM, VUnit, MATLAB, Python.

\n

• Git and Azure DevOps.

\n

• High-speed and low-power electronics, including analogue and digital design.

\n

• Experience with IEC 61508 / ISO 13849 or other functional safety standards.

\n

• Experience with continuous integration for FPGA verification.

\n\n