Graduate FPGA Design Engineer
Leicester, England, United Kingdom
Express Recruitment
RTL design and coding experience with VHDL (or Verilog) beneficial Knowledge of CPU or DSP architectures advantageous Ability to learn how to develop large Altera and Xilinx FPGAs using VHDL (or Verilog) Experience in analogue and digital design highly desirable Schematic entry and PCB knowledge a bonus Some exposure more ยป
Posted: