Permanent Xilinx Jobs in Scotland

10 of 10 Permanent Xilinx Jobs in Scotland

Senior Firmware Engineer

Edinburgh, Scotland, United Kingdom
Synergize Consulting
Principal Firmware Engineer, you will have experience of: Creating innovative VHDL based FPGA designs Advanced verification techniques using either VHDL or SystemVerilog/UVM Current FPGA technologies from either Xilinx, Altera or Microsemi and their tools Model Driven Engineering tools including MATLAB and Simulink High Speed Interface Design & Integration, including PCIe, DDR3, Ethernet Analysing system level documents and deriving detailed More ❯
Posted:

Senior Firmware Engineer

Edinburgh, Scotland, United Kingdom
Ten Live Group
CPLD devices. • Using VHDL/Verilog HDL languages for FPGA design. • Implementing high speed, multi-frequency clocking architectures. • Designing (code entry to timing analysis) using Intel and/or Xilinx FPGA tool sets. • Designing for high-speed optical interfaces. • Designing for high-speed SERDES interfaces (up to 28G/56G). • Knowledge of revision control systems; CVS, Subversion, GIT or More ❯
Posted:

Senior Firmware Engineer

livingston, central scotland, united kingdom
Ten Live Group
CPLD devices. • Using VHDL/Verilog HDL languages for FPGA design. • Implementing high speed, multi-frequency clocking architectures. • Designing (code entry to timing analysis) using Intel and/or Xilinx FPGA tool sets. • Designing for high-speed optical interfaces. • Designing for high-speed SERDES interfaces (up to 28G/56G). • Knowledge of revision control systems; CVS, Subversion, GIT or More ❯
Posted:

Senior Firmware Engineer

broughton, central scotland, united kingdom
Ten Live Group
CPLD devices. • Using VHDL/Verilog HDL languages for FPGA design. • Implementing high speed, multi-frequency clocking architectures. • Designing (code entry to timing analysis) using Intel and/or Xilinx FPGA tool sets. • Designing for high-speed optical interfaces. • Designing for high-speed SERDES interfaces (up to 28G/56G). • Knowledge of revision control systems; CVS, Subversion, GIT or More ❯
Posted:

Senior Firmware Engineer

dunfermline, north east scotland, united kingdom
Ten Live Group
CPLD devices. • Using VHDL/Verilog HDL languages for FPGA design. • Implementing high speed, multi-frequency clocking architectures. • Designing (code entry to timing analysis) using Intel and/or Xilinx FPGA tool sets. • Designing for high-speed optical interfaces. • Designing for high-speed SERDES interfaces (up to 28G/56G). • Knowledge of revision control systems; CVS, Subversion, GIT or More ❯
Posted:

Senior Firmware Engineer

Edinburgh, Scotland, United Kingdom
Experis Scotland
CPLD devices. Using VHDL/Verilog HDL languages for FPGA design. Implementing high speed, multi-frequency clocking architectures. Designing (code entry to timing analysis) using Intel and/or Xilinx FPGA tool sets. Designing for high-speed optical interfaces. Designing for high-speed SERDES interfaces (up to 28G/56G). More ❯
Posted:

Senior Firmware Engineer

livingston, central scotland, united kingdom
Experis Scotland
CPLD devices. Using VHDL/Verilog HDL languages for FPGA design. Implementing high speed, multi-frequency clocking architectures. Designing (code entry to timing analysis) using Intel and/or Xilinx FPGA tool sets. Designing for high-speed optical interfaces. Designing for high-speed SERDES interfaces (up to 28G/56G). More ❯
Posted:

Senior Firmware Engineer

broughton, central scotland, united kingdom
Experis Scotland
CPLD devices. Using VHDL/Verilog HDL languages for FPGA design. Implementing high speed, multi-frequency clocking architectures. Designing (code entry to timing analysis) using Intel and/or Xilinx FPGA tool sets. Designing for high-speed optical interfaces. Designing for high-speed SERDES interfaces (up to 28G/56G). More ❯
Posted:

Senior Firmware Engineer

dunfermline, north east scotland, united kingdom
Experis Scotland
CPLD devices. Using VHDL/Verilog HDL languages for FPGA design. Implementing high speed, multi-frequency clocking architectures. Designing (code entry to timing analysis) using Intel and/or Xilinx FPGA tool sets. Designing for high-speed optical interfaces. Designing for high-speed SERDES interfaces (up to 28G/56G). More ❯
Posted:

Software Engineer

glasgow, central scotland, united kingdom
Hybrid / WFH Options
spire
of fault-tolerant systems Collaborate closely with the Electrical Engineering team to ensure optimal software-hardware integration Spin up new designs and maintain existing products with Yocto - focused on Xilinx MPSoC systems, but we also support number of other systems Key Skills: C/C++, Bash and Python Proficiency working with the Yocto framework: (for application design and base OS More ❯
Posted: