Permanent Verification Engineer Job Vacancies

151 to 175 of 229 Permanent Verification Engineer Jobs

Design Verification Engineer

Bristol, England, United Kingdom
JR United Kingdom
an exciting time to join a growing UK based company in their UK HQ! The specific Wi-Fi IC Group is looking to strengthen their team with a Junior Verification Engineer who has knowledge and understanding of SoC and IP level verification. This role is not limited to but would best suit someone with 1-5 years of … Verilog, SystemVerilog, UVM, C, Formal. Embedded C code or writing CPU-centric tests using C. Qualifications MSc in electrical engineering or equivalent or Bachelor with industrial experience. Knowledge of verification planning, assertion based and formal verification techniques, metric driven verification with UVM and C testbenches. Experience with low power verification and SoC level verification. You will More ❯
Posted:

FPGA Verification Engineer

Slough, England, United Kingdom
JR United Kingdom
Social network you want to login/join with: A leading quantitative trading firm is looking for a Senior FPGA Test & Verification Engineer to join their core hardware engineering team. This group is responsible for building and validating high-performance FPGA-based trading systems used across global financial markets. This is an opportunity to work on low-latency … infrastructure at the forefront of electronic trading, alongside experts in hardware, software, and quantitative research. Key Responsibilities: Develop and lead testing and verification strategies for FPGA systems Define best practices and maintain testing standards across projects Implement simulation environments and hardware-in-the-loop testing Collaborate closely with trading and engineering teams to ensure robust, reliable systems Key Requirements … Strong experience in functional verification, including coverage models, reusable testbenches, and randomized testing (SystemVerilog, UVM, or cocotb) Proficient in Python and C++ in a Linux environment Comfortable with CI/CD workflows (Jenkins, GitLab CI, Bamboo, etc.) Understanding of networking protocols such as TCP/IP and UDP/IP is a plus Strong analytical and problem-solving skills More ❯
Posted:

ASIC Verification Engineer

Amsterdam, Noord-Holland, Netherlands
European Tech Recruit
ASIC Verification Engineer (m/f/d) We are proud to be partnered a fast-growing Semiconductor start up. They are seeking an experienced ASIC Verification Engineer to join their team in developing cutting-edge digital designs. You will play a critical role in verifying complex SoC architectures, ensuring they meet rigorous functional, performance, and … compliance standards. This is a hands-on role suited for someone with strong expertise in UVM-based environments and a passion for improving verification processes. Please not, we can only consider candidates, who are already holding an EU work permit/are eligible to work in the EU. Responsibilities Design, implement, and maintain UVM-based verification environments for … advanced digital and SoC designs. Develop detailed verification plans and create targeted test cases based on functional specifications. Build and execute robust test benches to validate functionality, performance, and specification compliance. Proactively debug issues and collaborate closely with design teams to ensure timely resolution. Contribute to the evolution of verification methodologies, driving best practices and process improvements. Work More ❯
Employment Type: Permanent
Salary: EUR Annual
Posted:

ASIC Verification Engineer

Netherlands
European Tech Recruit
Our client is a fast-growing Semiconductor start up. They are seeking an experienced ASIC Verification Engineer to join their team in developing cutting-edge digital designs. You will play a critical role in verifying complex SoC architectures, ensuring they meet rigorous functional, performance, and compliance standards. This is a hands-on role suited for someone with strong … expertise in UVM-based environments and a passion for improving verification processes. Responsibilities: Design, implement, and maintain UVM-based verification environments for advanced digital and SoC designs. Develop detailed verification plans and create targeted test cases based on functional specifications. Build and execute robust test benches to validate functionality, performance, and specification compliance. Proactively debug issues and … collaborate closely with design teams to ensure timely resolution. Contribute to the evolution of verification methodologies, driving best practices and process improvements. Work cross-functionally to align verification activities with broader project goals and schedules. Participate in design and architecture reviews, offering insights from a verification standpoint. Required Qualifications and Skills: Bachelor's degree in Electrical or More ❯
Employment Type: Permanent
Salary: EUR Annual
Posted:

Validation and Verification Engineer

Greater Bristol Area, United Kingdom
Hybrid / WFH Options
Electus Recruitment Solutions
Validation and Verification Engineer – Software-Based Systems 📍 Location: Bristol (Hybrid – 4–5 days on-site per week) 💰 Salary: Circa £55,000 DOE + bonus, flexi-leave & benefits 🛡️ Security Clearance: Sole UK or Dual British National | SC eligibility required Join a specialist Validation and Verification team working at the heart of a high-impact Command & Control (C2) system … through the full lifecycle – from requirements capture to delivery. Your Role Support the development and delivery of Command & Control (C2) software systems. Define C2 test scenarios, success criteria and verification plans. Work closely with the Design Authority to confirm the appropriate verification approach. Contribute to complex systems engineering processes that ensure end-to-end functionality of software-led … leave Enhanced parental, paternity, and fertility-related leave Subsidised meals, free on-site parking, and exceptional facilities Ongoing training and development in a mission-driven engineering environment Keywords: Systems Engineer, Systems Design, Software Systems, Verification Engineer, Validation Engineer, Command and Control, C2 Systems, SysML, Rhapsody, DOORS, Software Validation, Defence Engineering, Software V&V, Requirements Testing, Test More ❯
Posted:

Validation and Verification Engineer

newport, wales, united kingdom
Hybrid / WFH Options
Electus Recruitment Solutions
Validation and Verification Engineer – Software-Based Systems 📍 Location: Bristol (Hybrid – 4–5 days on-site per week) 💰 Salary: Circa £55,000 DOE + bonus, flexi-leave & benefits 🛡️ Security Clearance: Sole UK or Dual British National | SC eligibility required Join a specialist Validation and Verification team working at the heart of a high-impact Command & Control (C2) system … through the full lifecycle – from requirements capture to delivery. Your Role Support the development and delivery of Command & Control (C2) software systems. Define C2 test scenarios, success criteria and verification plans. Work closely with the Design Authority to confirm the appropriate verification approach. Contribute to complex systems engineering processes that ensure end-to-end functionality of software-led … leave Enhanced parental, paternity, and fertility-related leave Subsidised meals, free on-site parking, and exceptional facilities Ongoing training and development in a mission-driven engineering environment Keywords: Systems Engineer, Systems Design, Software Systems, Verification Engineer, Validation Engineer, Command and Control, C2 Systems, SysML, Rhapsody, DOORS, Software Validation, Defence Engineering, Software V&V, Requirements Testing, Test More ❯
Posted:

Validation and Verification Engineer

bath, south west england, united kingdom
Hybrid / WFH Options
Electus Recruitment Solutions
Validation and Verification Engineer – Software-Based Systems 📍 Location: Bristol (Hybrid – 4–5 days on-site per week) 💰 Salary: Circa £55,000 DOE + bonus, flexi-leave & benefits 🛡️ Security Clearance: Sole UK or Dual British National | SC eligibility required Join a specialist Validation and Verification team working at the heart of a high-impact Command & Control (C2) system … through the full lifecycle – from requirements capture to delivery. Your Role Support the development and delivery of Command & Control (C2) software systems. Define C2 test scenarios, success criteria and verification plans. Work closely with the Design Authority to confirm the appropriate verification approach. Contribute to complex systems engineering processes that ensure end-to-end functionality of software-led … leave Enhanced parental, paternity, and fertility-related leave Subsidised meals, free on-site parking, and exceptional facilities Ongoing training and development in a mission-driven engineering environment Keywords: Systems Engineer, Systems Design, Software Systems, Verification Engineer, Validation Engineer, Command and Control, C2 Systems, SysML, Rhapsody, DOORS, Software Validation, Defence Engineering, Software V&V, Requirements Testing, Test More ❯
Posted:

Validation and Verification Engineer

bradley stoke, south west england, united kingdom
Hybrid / WFH Options
Electus Recruitment Solutions
Validation and Verification Engineer – Software-Based Systems 📍 Location: Bristol (Hybrid – 4–5 days on-site per week) 💰 Salary: Circa £55,000 DOE + bonus, flexi-leave & benefits 🛡️ Security Clearance: Sole UK or Dual British National | SC eligibility required Join a specialist Validation and Verification team working at the heart of a high-impact Command & Control (C2) system … through the full lifecycle – from requirements capture to delivery. Your Role Support the development and delivery of Command & Control (C2) software systems. Define C2 test scenarios, success criteria and verification plans. Work closely with the Design Authority to confirm the appropriate verification approach. Contribute to complex systems engineering processes that ensure end-to-end functionality of software-led … leave Enhanced parental, paternity, and fertility-related leave Subsidised meals, free on-site parking, and exceptional facilities Ongoing training and development in a mission-driven engineering environment Keywords: Systems Engineer, Systems Design, Software Systems, Verification Engineer, Validation Engineer, Command and Control, C2 Systems, SysML, Rhapsody, DOORS, Software Validation, Defence Engineering, Software V&V, Requirements Testing, Test More ❯
Posted:

IC/Digital Mixed Signal Verification Engineer with Security Clearance

Linthicum Heights, Maryland, United States
Associates Systems LLC
PhD) - Experience in HDL (VHDL/Verilog) and HVL (SystemVerilog) Required Skills: Experience in HDL (VHDL/Verilog) and HVL (SystemVerilog) Experience with SystemVerilog Assertions (SVA) Knowledge of Universal Verification Methodology (UVM) Familiarity with a coverage driven verification methodology from planning through closure Knowledge of industry standard interfaces Experience with object oriented programming languages and concepts Desired Skills … Advanced Degree either MS or PhD Experience with Mentor Graphics and/or Cadence Verification tools - FPGA/ASIC Design experience Knowledge of digital signal processing Experience with scripting languages (Bash, Perl, Python, Tcl More ❯
Employment Type: Permanent
Salary: USD Annual
Posted:

ASIC Verification Engineer - System on Chip / UVM

Netherlands
Hybrid / WFH Options
European Tech Recruit
ASIC Verification Engineer - System on Chip/UVM Do you have 8+ years experience in ASIC Verification? Experience of digital logic design and verification techniques? Knowledge of protocols such as PCIe, DDR, UCIe, and Ethernet? Do you want to join a scale-up in the wonderful city of Amsterdam? If so, then this could be the … one for you! We're working with a genuinely exciting, security focused semiconductor company and they need a number for ASIC Verification Engineers to join the team in Amsterdam on a permanent basis working on a fully onsite capacity. Sound good? Thought it might! What's in it for you? You will receive an excellent base salary, plus equity … in return is: Bachelor's degree in Electrical or Computer Engineering (Master's preferred). 8+ years of experience in ASIC verification. Strong knowledge of digital logic design and verification techniques. Hands-on experience verifying processor-based systems. Proven track record in developing and deploying large SoCs on emulation platforms. Deep understanding of protocols such as PCIe, DDR, UCIe More ❯
Employment Type: Permanent
Salary: EUR Annual
Posted:

Design Verification Engineer

Cambridge, Cambridgeshire, United Kingdom
Apple Inc
a way of becoming phenomenal products, services, and customer experiences very quickly.You will join the growing team at our UK GPU design centre, contributing to the pre-silicon RTL verification of blocks in high performance 3D graphics processor microarchitectures targeted for low power mobile devices and high-performance personal computers. This includes deep understanding of the micro-architectural details … of each block and how it works within the broader GPU design.A strong graphics or computer architecture background, and foundation in digital design techniques and a preferred background in verification methodology will be used to close testing coverage with high confidence . Description As a Graphics Design Verification Engineer at Apple, you'll be responsible for ensuring … run and debug simulations to drive our complex graphics IPs to high-quality closure.As you progress, you'll take on increasing responsibilities within the team, including creating and executing verification plans and negotiating program objectives with Architecture, Design, and Software teams. Minimum Qualifications BS/MS/PhD in Computer Engineering, Electronic Engineering or related field Strong knowledge of More ❯
Employment Type: Permanent
Salary: GBP Annual
Posted:

ASIC Verification Engineer - System on Chip / UVM

Amsterdam, Noord-Holland, Netherlands
Hybrid / WFH Options
European Tech Recruit
ASIC Verification Engineer - System on Chip/UVM Do you have 8+ years experience in ASIC Verification? Experience of digital logic design and verification techniques? Knowledge of protocols such as PCIe, DDR, UCIe, and Ethernet? Do you want to join a scale-up in the wonderful city of Amsterdam? If so, then this could be the … one for you! We're working with a genuinely exciting, security focused semiconductor company and they need a number for ASIC Verification Engineers to join the team in Amsterdam on a permanent basis working on a fully onsite capacity. Sound good? Thought it might! What's in it for you? You will receive an excellent base salary, plus equity … in return is: Bachelor's degree in Electrical or Computer Engineering (Master's preferred). 8+ years of experience in ASIC verification. Strong knowledge of digital logic design and verification techniques. Hands-on experience verifying processor-based systems. Proven track record in developing and deploying large SoCs on emulation platforms. Deep understanding of protocols such as PCIe, DDR, UCIe More ❯
Employment Type: Permanent
Salary: EUR Annual
Posted:

Senior ASIC Verification Engineer

London, United Kingdom
Hybrid / WFH Options
Swediumglobal
Location: Remote/Onsite (We are looking for candidates who are currently based in Europe and are open to working remotely.) Job Overview: We are seeking a proficient SoC Verification Engineer with a strong background in ARM-based system designs and verification methodologies. The ideal candidate will be experienced in verifying complex SoC architectures, utilizing languages such … as C, System Verilog (SV), and Universal Verification Methodology (UVM). This role involves close collaboration with design teams to ensure that all aspects of the SoC are thoroughly validated, from architectural design to implementation. The candidate will also contribute to the development of verification plans, testbenches, and methodologies to enhance overall product quality. Key Responsibilities: Develop and … implement verification testbenches and components for ARM-based SoC designs. Execute thorough verification processes, including the development of test plans and test cases using C, SV, and UVM. Collaborate closely with design teams to understand and validate the various features of the SoC. Focus on stress testing, bug identification, and overall quality improvement of SoC IPs. Provide clear More ❯
Employment Type: Permanent
Salary: GBP Annual
Posted:

Design Verification Engineer

Bournemouth, England, United Kingdom
JR United Kingdom
CPU connectivity to IP blocks (using ASM boot , and C code, GNU toolchain ) • Tasks include writing test plans, defining test methodologies, developing test benches, writing test cases, completing functional verification, and closing coverage for all the agreed design blocks in the SoCs/Subsystems • Run regressions, debug test failures, and file bug reports as needed. • Develop tests to meet … functional coverage and code coverage requirements based on analysis of coverage gaps. • Provide verification reports to demonstrate all tests passing on RTL. • Methodologies include design checks, verification techniques using simulators and emulators: UVM, formal, Verilog/SystemVerilog based testbenches, and C, SystemVerilog, UVM based test cases. #J-18808-Ljbffr More ❯
Posted:

Design Verification Engineer

Aberdeen, Scotland, United Kingdom
JR United Kingdom
connectivity to IP blocks (using ASM boot , and C code, GNU toolchain ) • The tasks will include writing test plans, defining test methodologies, developing test benches, writing testcases, completing functional verification and closing coverage for all the agreed design blocks in the SoCs/Subsystems • Run regressions, debug test failures and file bug report as needed. • Develop tests to meet … functional coverage and code coverage requirements defined for the project, based on analysis of coverage gaps. • Provide verification report as needed to show all implemented tests passing on the RTL. • Methodologies will include a mix of design checks, verification techniques using simulators and emulators: UVM, formal, Verilog/System Verilog based testbenches and C, System Verilog, UVM based More ❯
Posted:

Senior Verification Engineer - System IP

Sheffield, Yorkshire, United Kingdom
Hybrid / WFH Options
Arm Limited
Job Overview This position is an excellent opportunity for an experienced and highly motivated Verification Engineer to join the hardworking System IP team! This is a fast-paced technical role employing the latest hardware design and verification methodologies to develop complex and highly configurable hardware IP that sit at the heart of Arm-based Systems! About System … that provides critical and complex functionalities that complement systems design with Arm processors and Multimedia IP. What will I be accountable for? You will specify and develop new hardware verification testbenches for future generation hardware IP. You will improve existing testbenches to increase performance, quality and efficiency. You will also identify areas for improvement in processes and methodologies, then … implement those changes to advance our best-practises and state of the art for hardware verification. The responsibilities of a member of the Verification team are: Reviewing and assessing proposed design changes from a verification complexity point of view Develop and own verification plans for IP blocks based on architecture and design specifications. Define testbenches, coverage goals More ❯
Employment Type: Permanent
Salary: GBP Annual
Posted:

End To End Systems Verification and Validation Engineer

London, United Kingdom
Viasat
to design and procurement of the space segment, ground segment and user infrastructure to provide communications services by the end of the decade. We are seeking a systems-oriented engineer to lead the integration, verification, validation (IVV), and operational readiness of a complex satellite communications system. You will ensure alignment from satellite manufacture through to ground operations and … service delivery, with a focus on the entire end-to-end chain. The day-to-day • Define and implement a comprehensive end-to-end communications verification strategy across terminal, ground, and space segments. Lead the development and execution of the system-level IVV roadmap for the communications service. • Design and implement an end-to-end communications test bed, identifying … and engaging industry partners as needed. • Own the test lifecycle, including defining verification methods, maintaining Verification Control Matrices (VCMs) and Documents (VCDs), generating Test Plans, Test Procedures, and issuing Test Reports. • Support the planning and execution of Satellite Validation Tests (SVT), including simulation campaigns and operations command/telemetry validation. • Contribute to the planning and definition of System More ❯
Employment Type: Permanent
Salary: GBP Annual
Posted:

FPGA Design and Verification Engineer - 297

London, England, United Kingdom
Quantinuum
our news pages to learn more about this and other Quantinuum scientific breakthroughs and achievements: https://www.quantinuum.com/news We are looking for a FPGA Design and Verification Engineer to design, simulate, and verify FPGA functionality for the electronic control systems that drive our next-generation quantum computers at our Broomfield, CO location. For this role … components, and other low-speed peripherals and sensors. Key Responsibilities: Develop a complex electronic control system capable of controlling digital, analog, and RF signals Perform FPGA design, simulation, and verification Collaborate with PCB designers, software, and other engineers to complete projects on-time with first-pass success Provide technical expertise that informs future product development and process improvements across … in Electrical Engineering or related field 10+ years of experience in the specification, development, and validation of complex electronic products Demonstrated technical excellence and leadership in FPGA design and verification, including Xilinx software and IP, as well as mastery of System Verilog, Verilog, and VHDL Verification and simulation experience with QuestaSim, QVIP, and related tools Embedded software experience More ❯
Posted:

Verification Test Engineer

Guildford, Surrey, United Kingdom
Eaton
of innovation and technical excellence sets us apart as the most advanced air-to-air refuelling supplier on the globe. What you'll do: As a Test and Development Engineer, Your Responsibilities include: Applying environmental and functional test expertise to the design, development and delivery of new aerospace products, processes and technologies. Being a part of an Integrated Product … expectations are met or exceeded. Employing the appropriate discipline processes, practices, and tools to ensure that responsibilities are completed to meet the required project requirements and discipline quality. Conducting verification activities on aerospace components and system including; Requirements Validation, Verification Strategy & Planning, Test, Analysis and Reporting. Creating verification documentation to demonstrate compliance to customer and internal requirements. … Define system level and equipment level Strategies & Tests and understand how they link together (Integration). Train and coach other engineers in Verification activities including test & analysis. Create and manage the definition and requirements for a system, framework or product. Define processes, system specifications, input/output, integration requirements. Support Generation of required test Equipment, including defining the requirements More ❯
Employment Type: Permanent
Salary: GBP Annual
Posted:

CPU Formal Verification Engineer - Qualcomm - Cambridge , UK

London, United Kingdom
Hybrid / WFH Options
Qualcomm
Engineering General Summary: About the role Are you interested in working with a world-class CPU design team? Are you interested in the application of formal methods to the verification of application processors? In contributing to the development of the next generation of formal methodologies in this space? The Qualcomm CPU team has some of the best CPU architects … and engineers on the planet, developing the processors that will power the future. Come and join us on this exciting adventure. Sharpen your formal verification skills to their fullest on some of the complex designs ever attempted. Roles and Responsibilities Work with design team to understand design intent and bring up verification plans and schedules with an eye … towards the end-to-end formalisation of the refinement from architecture to micro-architecture. Define formal verification architecture, develop test plans and build end-to-end formal sign-off environments for Qualcomm CPU components. Engage in full-spectrum deployment of model-checking technology to hardware designs including property verification , math proofs, architectural modelling and validation amongst other cutting More ❯
Employment Type: Permanent
Salary: GBP Annual
Posted:

System Verilog UVM Design Verification Test Engineer

United States
US Tech Solutions, Inc
Job Description: The project relates to the design and verification of a custom controller for analog components. The controller has interfaces such as SPI, Ethernet and AXI to drive the internal components and send data. Responsibilities: UVM More ❯
Employment Type: Permanent
Salary: USD Annual
Posted:

Verification &Validation Test Engineer (Avoinics)

Everett, Washington, United States
Accord Tecnologies.Inc
Verification &Validation Test Engineer (Avoinics) Location: Everett, WA Onsite work only Fulltime Visa: USC/GC only Nbr of positions: 2 JR-056387 Keywords to search: Experience in Verification and Validation and test support for Common Core Systems(CCS Job Description Experience in Verification and Validation and test support for Common Core Systems(CCS Good experience … C Participate in test readiness reviews, safety reviews and data/control systems checkout to minimize risk Experience in System requirement review for correctness and traceability Good experience in Verification and Validation Good working knowledge on ARP 4757 standards Experience in testing complex modules Good knowledge of Avionics systems(Common Core systems, propulsion system, electrical systems etc) Strong problem … solving skills Support development assurance requirements validation and verification activities along with critical system safety assessments. Good knowledge of Lab setup/target setup and usage of simulators More ❯
Employment Type: Any
Salary: USD Annual
Posted:

Design Verification Engineer

Cambridge, England, United Kingdom
IC Resources
Design Verification Engineer - UK Remote I am looking for a talented Verification Engineer to join a rapidly growing stealth mode start-up. The successful candidate will play a key role in the verification of hardware, specifically focusing on security features utilizing CHERI technology. Responsibilities Collaborates with the design team to understand and define verification requirements for security features Develops and maintains verification plans, testbenches, and test scenarios using UVM methodology Executes test plans and verifies the correctness of hardware security features Works closely with the cross-functional teams to ensure the implementation meets design specifications and security requirements Identifies and debugs issues found during verification and works to resolve them in … a timely manner Qualifications Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field Strong understanding of hardware verification methodologies and tools Experience with UVM (Universal Verification Methodology) for FPGA/ASIC verification Familiarity with security features and protocols, such as CHERI, is a plus Excellent communication skills and the ability to More ❯
Posted:

Design Verification Engineer

Ely, England, United Kingdom
IC Resources
Design Verification Engineer - UK Remote I am looking for a talented Verification Engineer to join a rapidly growing stealth mode start-up. The successful candidate will play a key role in the verification of hardware, specifically focusing on security features utilizing CHERI technology. Responsibilities Collaborates with the design team to understand and define verification requirements for security features Develops and maintains verification plans, testbenches, and test scenarios using UVM methodology Executes test plans and verifies the correctness of hardware security features Works closely with the cross-functional teams to ensure the implementation meets design specifications and security requirements Identifies and debugs issues found during verification and works to resolve them in … a timely manner Qualifications Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field Strong understanding of hardware verification methodologies and tools Experience with UVM (Universal Verification Methodology) for FPGA/ASIC verification Familiarity with security features and protocols, such as CHERI, is a plus Excellent communication skills and the ability to More ❯
Posted:

Design Verification Engineer

cambridge, east anglia, united kingdom
IC Resources
Design Verification Engineer - UK Remote I am looking for a talented Verification Engineer to join a rapidly growing stealth mode start-up. The successful candidate will play a key role in the verification of hardware, specifically focusing on security features utilizing CHERI technology. Responsibilities Collaborates with the design team to understand and define verification requirements for security features Develops and maintains verification plans, testbenches, and test scenarios using UVM methodology Executes test plans and verifies the correctness of hardware security features Works closely with the cross-functional teams to ensure the implementation meets design specifications and security requirements Identifies and debugs issues found during verification and works to resolve them in … a timely manner Qualifications Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field Strong understanding of hardware verification methodologies and tools Experience with UVM (Universal Verification Methodology) for FPGA/ASIC verification Familiarity with security features and protocols, such as CHERI, is a plus Excellent communication skills and the ability to More ❯
Posted:
Verification Engineer
25th Percentile
£55,000
Median
£57,000
75th Percentile
£57,000
90th Percentile
£75,150