SystemVerilog Jobs in Newport

11 of 11 SystemVerilog Jobs in Newport

Design Verification Engineer

newport, wales, United Kingdom
Hybrid / WFH Options
IC Resources
and test plan, run regressions, reproduce, and debug functional and performance bugs. Proficiency with EDA tools (Candence, Mentor) and design languages including Verilog and systemVerilog Understanding of synthesis, static timing analysis, and netlist verifications UVM expertise Please note: You must have full UK working rights to be considered for this More ❯
Posted:

Senior Design Verification Engineer

newport, midlands, United Kingdom
Platform Recruitment
track issues to resolution. Develop and maintain automated regression test infrastructure and gatekeepers. Requirements Deep expertise in industry-standard verification methodologies, including proficiency with SystemVerilog and UVM. Ability to think creatively about solutions outside of UVM. Experience with high-speed networking interfaces and protocols like PCIe, SERDES or Ethernet. Demonstrated More ❯
Posted:

FPGA Engineer

newport, wales, United Kingdom
Hybrid / WFH Options
Experis
Firmware/FPGA Engineer Location: Multiple locations across the UK (Bristol, Bedfordshire, London, Essex) Contract Type: Inside IR35 Clearance: British Sole Passport Holder and SC Cleared or SC Clearable. Who: A leading services company specializing in Defence systems dedicated to More ❯
Posted:

Verification Validation Engineer

newport, midlands, United Kingdom
Ubique Systems
Industry Experience : 5 to 10 years SOC Verfication Experience on ARM Ecosystem PCIE Experience and also PCIE-VIP usage experience GLS working experience Proficient in C/System Verilog and UVM Working knowledge of GIT Soft skill - Good Communication and More ❯
Posted:

Application Specific Integrated Circuit Design Engineer

newport, wales, United Kingdom
IC Resources
Senior Digital Design Engineer Bristol or Oxford – 3 days onsite £75,000 - £95,000 DOE An exciting opportunity has arisen for a Senior Digital Design engineer to make the next step in their career and join an industry leading company More ❯
Posted:

Design Verification Engineer

newport, midlands, United Kingdom
ALOIS Solutions
Design Verification: • Create coverage driven verification plan document. • Create UVM verification environment. • Verify CPU connectivity to IP blocks (using ASM boot , and C code, GNU toolchain ) • The tasks will include writing test plans, defining test methodologies, developing test benches, writing More ❯
Posted:

Design Verification Engineer

newport, midlands, United Kingdom
K&K Talents
K&K Social Resources & Development GmbH is an international recruiting agency that has been providing technical resources in the European region since 1993. This position is with one of our clients in the United Kingdom who is actively hiring candidates More ❯
Posted:

Principal Verification Engineer

newport, wales, United Kingdom
Platform Recruitment
investment in R&D and a strategic shift in architecture, making it an exciting time to join. Principal Verification Engineer Responsibilities: Develop and maintain SystemVerilog UVM testbenches for complex IPs. Lead the creation of new UVM verification components and contribute to testbench architecture Debug test failures and define functional coverage … concept phases. Improve verification efficiency and ensure compliance with functional safety and quality standards. Requirements: Minimum 5 years of IP-level verification experience using SystemVerilog UVM. Strong understanding of UVM methodology, SVAs, and verification metrics. Ability to interpret complex design specifications and create robust verification environments. Proficiency in industry-standard More ❯
Posted:

Design Verification Engineer

newport, midlands, United Kingdom
Hybrid / WFH Options
Dabster
extension based on project needs and performance. Key Responsibilities: Perform SoC verification tasks focusing on the Client ecosystem. Execute testbenches and verification environments using SystemVerilog and UVM methodologies. Integrate and verify PCIe interfaces and work with PCIe VIPs (Verification IP). Conduct Gate Level Simulations (GLS) to ensure timing and … years of hands-on experience in SoC verification, preferably within Client-based systems. Solid experience with PCIe protocols and PCIe VIPs. Strong proficiency in SystemVerilog, UVM, and C for verification tasks. Hands-on experience with GLS workflows and debugging. Familiarity with version control tools like GIT. Excellent communication skills and More ❯
Posted:

Design Verification Engineer

newport, midlands, United Kingdom
Hybrid / WFH Options
Athsai
As The Lead/Engineer - Design Verification , you will work with Chip Architects to validate the concepts of CPU and SOC level micro-architectures. You will work on a selected part of the CPU Design Verification to ensure that it More ❯
Posted:

System-on-Chip Design Engineer

newport, midlands, United Kingdom
Skywaves Rise
Required Skills & Knowledge: Micro-architecture design RTL coding in System Verilog for aviation project Synthesis using Design Compiler/Fusion compiler 5 years SDC development LEC failure debugs RTL/gate level debug experience using tools such as Verdi More ❯
Posted: