Senior Firmware Engineer
dunfermline, north east scotland, united kingdom
Ten Live Group
level in Electronic Engineering, Computer Science or equivalent discipline. • Experience of designing FPGA IP cores or sub-systems. • Designing FPGA architectures from a technical specification. • Design with AMD/Intel FPGA and CPLD devices. • Using VHDL/Verilog HDL languages for FPGA design. • Implementing high speed, multi-frequency clocking architectures. • Designing (code entry to timing analysis) using Intel More ❯
Posted: