Senior Verification Engineer - CPU / IP
Cambridge, south west england, United Kingdom
Hybrid / WFH Options
Hybrid / WFH Options
European Tech Recruit
verification environments for RTL designs - Experience with SystemVerilog and UVM - Understanding of end to end verification processes - UVM knowledge is a bonus - Understanding of computer architecture, such as pipelining, memory systems etc are a bonus - C++ is a bonus I welcome your application if you'd like to More ❯
Posted: