Remote FPGA Design Jobs in the Thames Valley

3 of 3 Remote FPGA Design Jobs in the Thames Valley

FPGA Design Engineer

Reading, Berkshire, South East, United Kingdom
Hybrid / WFH Options
Fortis Recruitment Solutions
Job Title: FPGA/Digital Design Engineer Location: Reading area (hybrid/remote working permitted) Employment Type: Permanent, full-time Visa sponsorship: Not available (UK rights to work required) Client Snapshot We are working with a cutting-edge technology company based near Reading, specialising in Software-Defined Radio (SDR) solutions for the Space/Satellite industry. The … You will join a fast-paced, technically ambitious environment, collaborating closely with RF, software, hardware, and systems engineers to deliver flight-capable digital designs. What Youll Do As an FPGA/Digital Design Engineer, you will: Architect, design, implement, verify, and integrate digital logic (RTL) for FPGA/SoC platforms Work on signal processing … equivalent) Strong experience in digital design with VHDL and/or Verilog/SystemVerilog Proven track record performing synthesis, timing closure, and static timing analysis Experience with FPGA tool flows (e.g. Xilinx Vivado, Intel/Altera tools, or similar) Familiarity with simulation/verification tools (ModelSim, Questa, VCS, etc.) Experience working with high-speed interfaces (e.g. multi More ❯
Employment Type: Permanent, Work From Home
Salary: £70,000
Posted:

Design Verification Engineer

Oxford, England, United Kingdom
Hybrid / WFH Options
IC Resources
operates with the feel of a fast-moving startup but with the stability and backing of a major company. The team builds on over a decade of SSD design expertise, applying a proven methodology that combines RTL design with high-speed microcode engines—delivering flexibility to meet new requirements while minimising the risk of re-spins. … team tackling complex design challenges including high-speed interfaces, high-performance accelerators, and multi-CPU architectures. Team responsibilities span SoC architecture, RTL design, verification, synthesis, FPGA prototyping, and validation. Why Oxfordshire? Oxfordshire offers a fantastic quality of life, combining a world-renowned university city with beautiful countryside. With excellent schools, cultural attractions, and easy access … ideal location for both professionals and families. Essential qualifications and skills Bachelor’s or Master’s degree in Electronic Engineering (or related field) Experience in digital ASIC design and verification, including: Defining functional requirements for verification environments & metrics SystemVerilog UVM testbenches Formal proof verification Understanding of C test cases and C code Scripting languages (e.g. Python, Perl More ❯
Posted:

Design Verification Engineer

banbury, south east england, united kingdom
Hybrid / WFH Options
IC Resources
operates with the feel of a fast-moving startup but with the stability and backing of a major company. The team builds on over a decade of SSD design expertise, applying a proven methodology that combines RTL design with high-speed microcode engines—delivering flexibility to meet new requirements while minimising the risk of re-spins. … team tackling complex design challenges including high-speed interfaces, high-performance accelerators, and multi-CPU architectures. Team responsibilities span SoC architecture, RTL design, verification, synthesis, FPGA prototyping, and validation. Why Oxfordshire? Oxfordshire offers a fantastic quality of life, combining a world-renowned university city with beautiful countryside. With excellent schools, cultural attractions, and easy access … ideal location for both professionals and families. Essential qualifications and skills Bachelor’s or Master’s degree in Electronic Engineering (or related field) Experience in digital ASIC design and verification, including: Defining functional requirements for verification environments & metrics SystemVerilog UVM testbenches Formal proof verification Understanding of C test cases and C code Scripting languages (e.g. Python, Perl More ❯
Posted: