Verification Engineer Jobs in Central London

2 of 2 Verification Engineer Jobs in Central London

FPGA Verification Engineer

City of London, London, United Kingdom
NJF Global Holdings Ltd
A leading quantitative trading firm is looking for a Senior FPGA Test & Verification Engineer to join their core hardware engineering team. This group is responsible for building and validating high-performance FPGA-based trading systems used across global financial markets. This is an opportunity to work on low-latency infrastructure at the forefront of electronic trading, alongside experts … in hardware, software, and quantitative research. Key Responsibilities: Develop and lead testing and verification strategies for FPGA systems Define best practices and maintain testing standards across projects Implement simulation environments and hardware-in-the-loop testing Collaborate closely with trading and engineering teams to ensure robust, reliable systems Key Requirements: Strong experience in functional verification, including coverage models More ❯
Posted:

Design Verification Engineer

City of London, England, United Kingdom
JR United Kingdom
Social network you want to login/join with: Design Verification Engineer, london (city of london) col-narrow-left Client: IC Resources Location: london (city of london), United Kingdom Job Category: Other - EU work permit required: Yes col-narrow-right Job Views: 2 Posted: 16.06.2025 Expiry Date: 31.07.2025 col-wide Job Description: Work on cutting edge designs within … a prestigious group! I am seeking a GPU Verification Engineer to join my clients growing GPU Division. This position is a unique opportunity to exercise your hardware verification skills on cutting edge designs within their prestigious Graphics group. Here you will exercise your skills on key components that meet latest demands and improvements for graphics, AI or … will spend your time creating the graphics and AI chips that are at the core of your favourite electronic products. You will: Be responsible for the delivery of all verification activities related to a GPU component or sub-system from early stages of verification planning to sign-off Create verification plans, develop and maintain UVM testbench components More ❯
Posted: