Verilog Jobs in Central London

1 of 1 Verilog Jobs in Central London

Formal Verification Engineer (Grad-Senior)

NW1, Camden Area, Greater London, United Kingdom
Avanti Recruitment
To be successful in this role you’ll need: A BSc/MSc/PhD in EEE/Maths/Physics Fluency in at least one of VHDL/Verilog/Systemverilog Ideally a Linux/Unix background It would be great if you also had: Knowledge of RISC-V/Arm/x86 Experience in ML or AI An More ❯
Employment Type: Permanent
Salary: £35000 - £60000/annum
Posted: