Verilog Jobs in the City of London

8 of 8 Verilog Jobs in the City of London

Senior Software Engineer

City of London, London, United Kingdom
Barrington James
of hardware and software components for robust product software systems. Technical Expectations Strong understanding of FPGA architectures, toolchains (e.g., Xilinx Vivado, Intel Quartus), and hardware description languages (VHDL/Verilog). Experience with high-speed data centre and GPU interfaces (e.g., PCIe, Ethernet, Infiniband, Tofu). Proficiency in debugging and performance profiling for embedded and high-performance systems. Interest or More ❯
Posted:

Senior Software Engineer

london (city of london), south east england, united kingdom
Barrington James
of hardware and software components for robust product software systems. Technical Expectations Strong understanding of FPGA architectures, toolchains (e.g., Xilinx Vivado, Intel Quartus), and hardware description languages (VHDL/Verilog). Experience with high-speed data centre and GPU interfaces (e.g., PCIe, Ethernet, Infiniband, Tofu). Proficiency in debugging and performance profiling for embedded and high-performance systems. Interest or More ❯
Posted:

Senior C++ Software Engineer

City of London, London, United Kingdom
83zero Limited
software development, with a focus on C++ and/or Rust . Strong understanding of FPGA architectures , toolchains (e.g., Xilinx Vivado, Intel Quartus), and hardware description languages ( VHDL/Verilog ). Experience with high-speed data centre and GPU interfaces (e.g., PCIe, Ethernet, Infiniband). More ❯
Employment Type: Permanent
Posted:

Senior C++ Software Engineer

london (city of london), south east england, united kingdom
83zero
software development, with a focus on C++ and/or Rust . Strong understanding of FPGA architectures , toolchains (e.g., Xilinx Vivado, Intel Quartus), and hardware description languages ( VHDL/Verilog ). Experience with high-speed data centre and GPU interfaces (e.g., PCIe, Ethernet, Infiniband). More ❯
Posted:

FPGA Engineer

City of London, London, United Kingdom
Hybrid / WFH Options
Thurn Partners
FPGA Engineer: Holds a degree in Electrical/Electronic Engineering or a related field. Brings 3+ years of hands-on experience in RTL design and verification for FPGAs, mastering Verilog, SystemVerilog, or VHDL. Proficient in FPGA toolchains, especially with Xilinx Vivado (preferred) or Intel Quartus. Skilled in simulation environments, preferably with expertise in Modelsim/Questa. Proficient in Python for More ❯
Posted:

FPGA Engineer

london (city of london), south east england, united kingdom
Hybrid / WFH Options
Thurn Partners
FPGA Engineer: Holds a degree in Electrical/Electronic Engineering or a related field. Brings 3+ years of hands-on experience in RTL design and verification for FPGAs, mastering Verilog, SystemVerilog, or VHDL. Proficient in FPGA toolchains, especially with Xilinx Vivado (preferred) or Intel Quartus. Skilled in simulation environments, preferably with expertise in Modelsim/Questa. Proficient in Python for More ❯
Posted:

Senior FPGA Engineer

City of London, London, United Kingdom
Hybrid / WFH Options
Quant Capital
senior group will deliver high-speed compute infrastructure integrated directly into trading, research, and networking pipelines. What You’ll Be Doing Designing and implementing latency-optimised FPGA systems in Verilog/SystemVerilog Developing high-speed modules (PCIe, Ethernet, DDR/QDR) with deep pipelining Using simulation and formal tools (Verilator, Cocotb, etc.) for validation Working across teams (ASIC, software, infra More ❯
Posted:

Senior FPGA Engineer

london (city of london), south east england, united kingdom
Hybrid / WFH Options
Quant Capital
senior group will deliver high-speed compute infrastructure integrated directly into trading, research, and networking pipelines. What You’ll Be Doing Designing and implementing latency-optimised FPGA systems in Verilog/SystemVerilog Developing high-speed modules (PCIe, Ethernet, DDR/QDR) with deep pipelining Using simulation and formal tools (Verilator, Cocotb, etc.) for validation Working across teams (ASIC, software, infra More ❯
Posted: