Verification / Senior Verification Engineer Cambridge, UK
- Location
- Cambridge, England, United Kingdom
testbench design using verification frameworks such as UVM/OVM. Knowledge of SystemVerilog assertion (SVA). Exposure to different programming languages, such as C, C++, and Python. A proactive person who can independently define the scope of work. A collaborative person with excellent communication skills, who actively shares (and listens ...