Lead QPU Design Engineer
- Location
- Greater London, England, United Kingdom
multi‐qubit interconnects. Define connectivity/schematic capture and generate netlists for circuit simulation and LVS verification. Own tapeouts, including readiness reviews, verification, risk management. Execute critical design work in your domain (layout or simulation); review and integrate the other. Collaborate with experimentalists and the device modelling team ...