Principal Design Engineer – High-Speed Interconnect
- Location
- Cambridge, England, United Kingdom
Responsibilities Own the microarchitecture, RTL development, and integration of high-speed interconnect subsystems, including PCIe, CXL, and UALink, across multiple silicon products. Translate system and protocol requirements into implementation-ready microarchitecture specifications, interfaces, register definitions ...