Senior Physical Design Engineer - Semiconductors / Inside IR35
cambridge, east anglia, united kingdom
European Tech Recruit
tools. Knowledge of low power design methodologies including power gating and dynamic voltage and frequency scaling (DVFS). Ability to develop and maintain automation scripts using TCL, Python, or Perl to support project workflows. Keywords: Physical Design, RTL, Place and Route (PnR), Static Timing Analysis (STA), Logical Equivalence Checking (LEC), Low Power Design, Power Gating, DVFS, Cadence Genus, Cadence Innovus … Cadence Tempus, QRC, Conformal, Synopsys Fusion Compiler, Formality, Synthesis, Floorplanning, Placement, Clock Tree Synthesis (CTS), Routing, UPF, Constraint Development, EDA Tools, Automation Scripting, TCL, Python, Perl, Semiconductor, GPU Design If you are interested in this Senior Physical Design Engineer position, please send a copy of your CV to ts@eu-recruit.com By applying to this role you understand that we More ❯
Posted: