Design Verification Engineer
- Hiring Organisation
- Platform Recruitment
- Location
- London, UK
- Employment Type
- Full-time
Hands-on expertise in SystemVerilog and UVM, including stimulus development and code/functional coverage collection and analysis. Proficiency in Python and/or C++ for building verification infrastructure, tooling, and automation. Apply below for more information ...