Design Verification Intern — SystemVerilog & UVM
- Location
- City of Edinburgh, Scotland, United Kingdom
functional coverage in a collaborative environment. The role targets students at bachelor’s, master’s, or PhD level in Electrical or Computer Engineering, offering mentorship, exposure to #J-18808-Ljbffr ...