IC Verification Engineer
- Location
- Cambridge, England, United Kingdom
also be useful SoC verification concepts: memory caches, DMA, security architecture (TrustZone or equivalent). Formal experience with Jasper or similar tools. Experience of Cadence simulation tool flow including gate-level simulation. Scripting languages: Bash, TCL, Make, YAML, etc. Location & Role Details The role is based in Cambridge with ...