Stevenage, Hertfordshire, South East, United Kingdom Hybrid / WFH Options
Certain Advantage
Generating complex FPGA architectures and design implementations (VHDL, Simulink etc), targeting Xilinx, Intel, Microsemi devices. Verifying complex FPGA implementations using VHDL and System Verilog\UVM test-bench methodologies. Using FPGA design toolsets and Mentor verification tools (QuestaSim & ModelSim). Generating low-level software (C) to facilitate FPGA test and integration more »
Stevenage, Hertfordshire, United Kingdom Hybrid / WFH Options
Click Digital
complex FPGA architectures and design implementations (VHDL, Simulink etc), targeting Xilinx, Intel, Microsemi devices. Verifying complex FPGA implementations using VHDL and System Verilog/UVM test-bench methodologies. Using FPGA design toolsets and Mentor verification tools (QuestaSim & ModelSim). Generating low-level software (C) to facilitate FPGA test and integration more »
verification, Synopsys DesignCompiler for synthesis and STA, Spyglass for linting, etc. Experience in writing IP design specifications and block level modules Good knowledge of UVM, SVA, VIP, and UPF for digital IC design verification Familiar with Linux OS, revision control like Git and scripting languages like Bash, Tcl, and Python more »
facilities to deliver Firmware for complex digital systems that meet challenging future customer requirements. • Design tools such as Xilinx, TCL, Verilog, System Verilog and UVM • FPGA architectures such as Xilinx 7. Xilinx UltraScale Intel (Altera) or Microsemi (Actel) • Fast interfaces such as PCIe, Ethernet, and JESD is also required • Auto more »
a relevant STEM subject Strong problem-solving and team leadership skills Desirable Skills: Experience with Vivado, Libero, and Verilog Knowledge of System Verilog and UVM/OSVVM/ABV Familiarity with Network Layer protocols and cryptographic algorithms Experience with high speed and ultra-low power FPGA technologies Understanding of USB more »
Cambridge, Cambridgeshire, East Anglia, United Kingdom
Langham Recruitment Limited
automation and manual tests through electrical test equipment. Qualifications and Experience: Strong experience in digital custom IC design. Strong experience in digital IC verification (UVM, SVA, VIP, and UPF), for ASIC implementation. Strong RTL coding with Verilog and System Verilog. Strong knowledge of interface technology (I2C, SPI, UART, SWD, JTAG more »
Employment Type: Contract
Rate: £45 - £70 per hour, Benefits Hybrid working Outside IR35
Northampton, Northamptonshire, East Midlands, United Kingdom Hybrid / WFH Options
Technical Futures
include: A Bachelors or Masters Degree in an Electronics related discipline. Proven experience working within the Semiconductor industry. Competence in Digital Design Verification using UVM or similar. Experience with SystemVerilog Assertions. Good knowledge of simulation tools (Cadence ideal). A track record in verifying complex designs. Good Scripting skills. The more »
Bristol, England, United Kingdom Hybrid / WFH Options
iO Associates - UK/EU
good experience in SoC verification and validation with an experience in working with test plans, test bench implementation, hardware, and designing improvements. Technical experience: UVM or SV Python Unfortunately this role does not provide sponsorship. If you feel like this role will be a good fit for you please feel more »
level design, including the use of standard bus protocols, bus architecture design and chip-level clock and reset architecture An understanding of verification principles (UVM preferred). Experience of chip bring-up and debug from a design perspective. Collaboration with Analog, Verification and DFT Engineers If you are interested in more »
design for FPGA using VHDL Knowledge of video processing and control law algorithms Working to DO-254 Working knowledge and experience of UVM (UniversalVerificationMethodology) constrained random verificationmore »
Oxfordshire, England, United Kingdom Hybrid / WFH Options
IC Resources
PhD (desirable) 12+ years of digital ASIC verification experience Practical experience and understanding of: Requirement capture, verification planning and coverage closure System Verilog and UVM test benches Creation of UVM test benches System Verilog assertions Managing regression and debugging failures Scripting languages (e.g. Perl/Python/TCL) As this more »
VHDL Experience and knowledge of video processing and control law algorithms Experience of working to DO-254 Working knowledge and experience of UVM (UniversalVerificationMethodology) constrained random verification UK Eyes Only. more »