Verilog Jobs in the UK excluding London

276 to 285 of 285 Verilog Jobs in the UK excluding London

RTL Engineer

Bath, England, United Kingdom
Hybrid / WFH Options
JR United Kingdom
by microarchitecture specification. · Implement power intent using customer’s flow · Trial synthesis and constraints updates, logical equivalency checking (LEC) Required Skills & Knowledge: · Micro-architecture design, RTL coding in System Verilog for either of below blocks: o Power management control o Subsystem/SOC clock control · Synthesis using Design Compiler/Fusion compiler · RTL/gate level debug experience using tools More ❯
Posted:

RTL Engineer

Colchester, England, United Kingdom
Hybrid / WFH Options
JR United Kingdom
by microarchitecture specification. · Implement power intent using customer’s flow · Trial synthesis and constraints updates, logical equivalency checking (LEC) Required Skills & Knowledge: · Micro-architecture design, RTL coding in System Verilog for either of below blocks: o Power management control o Subsystem/SOC clock control · Synthesis using Design Compiler/Fusion compiler · RTL/gate level debug experience using tools More ❯
Posted:

RTL Engineer

Northampton, England, United Kingdom
Hybrid / WFH Options
JR United Kingdom
by microarchitecture specification. · Implement power intent using customer’s flow · Trial synthesis and constraints updates, logical equivalency checking (LEC) Required Skills & Knowledge: · Micro-architecture design, RTL coding in System Verilog for either of below blocks: o Power management control o Subsystem/SOC clock control · Synthesis using Design Compiler/Fusion compiler · RTL/gate level debug experience using tools More ❯
Posted:

RTL Engineer

Milton Keynes, England, United Kingdom
Hybrid / WFH Options
JR United Kingdom
by microarchitecture specification. · Implement power intent using customer’s flow · Trial synthesis and constraints updates, logical equivalency checking (LEC) Required Skills & Knowledge: · Micro-architecture design, RTL coding in System Verilog for either of below blocks: o Power management control o Subsystem/SOC clock control · Synthesis using Design Compiler/Fusion compiler · RTL/gate level debug experience using tools More ❯
Posted:

RTL Engineer

Belfast, Northern Ireland, United Kingdom
Hybrid / WFH Options
JR United Kingdom
by microarchitecture specification. · Implement power intent using customer’s flow · Trial synthesis and constraints updates, logical equivalency checking (LEC) Required Skills & Knowledge: · Micro-architecture design, RTL coding in System Verilog for either of below blocks: o Power management control o Subsystem/SOC clock control · Synthesis using Design Compiler/Fusion compiler · RTL/gate level debug experience using tools More ❯
Posted:

RTL Engineer

Hemel Hempstead, England, United Kingdom
Hybrid / WFH Options
JR United Kingdom
by microarchitecture specification. · Implement power intent using customer’s flow · Trial synthesis and constraints updates, logical equivalency checking (LEC) Required Skills & Knowledge: · Micro-architecture design, RTL coding in System Verilog for either of below blocks: o Power management control o Subsystem/SOC clock control · Synthesis using Design Compiler/Fusion compiler · RTL/gate level debug experience using tools More ❯
Posted:

RTL Engineer

Luton, England, United Kingdom
Hybrid / WFH Options
JR United Kingdom
by microarchitecture specification Implement power intent using customer’s flow Trial synthesis and constraints updates, logical equivalency checking (LEC) Required Skills & Knowledge: Micro-architecture design, RTL coding in System Verilog for either of below blocks: Power management control Subsystem/SOC clock control Synthesis using Design Compiler/Fusion compiler RTL/gate level debug experience using tools such as More ❯
Posted:

RTL Engineer

Norwich, England, United Kingdom
Hybrid / WFH Options
JR United Kingdom
by microarchitecture specification Implement power intent using customer’s flow Trial synthesis and constraints updates, logical equivalency checking (LEC) Required Skills & Knowledge Micro-architecture design, RTL coding in System Verilog for either of below blocks: Power management control Subsystem/SOC clock control Synthesis using Design Compiler/Fusion compiler RTL/gate level debug experience using tools such as More ❯
Posted:

RTL Engineer

Telford, England, United Kingdom
Hybrid / WFH Options
JR United Kingdom
by microarchitecture specification. · Implement power intent using customer’s flow · Trial synthesis and constraints updates, logical equivalency checking (LEC) Required Skills & Knowledge: · Micro-architecture design, RTL coding in System Verilog for either of below blocks: o Power management control o Subsystem/SOC clock control · Synthesis using Design Compiler/Fusion compiler · RTL/gate level debug experience using tools More ❯
Posted:

RTL Engineer

Bolton, England, United Kingdom
Hybrid / WFH Options
JR United Kingdom
by microarchitecture specification. · Implement power intent using customer’s flow · Trial synthesis and constraints updates, logical equivalency checking (LEC) Required Skills & Knowledge: · Micro-architecture design, RTL coding in System Verilog for either of below blocks: o Power management control o Subsystem/SOC clock control · Synthesis using Design Compiler/Fusion compiler · RTL/gate level debug experience using tools More ❯
Posted:
Verilog
the UK excluding London
25th Percentile
£37,500
Median
£62,500
75th Percentile
£72,000
90th Percentile
£80,000