test scenarios and assertions and close collaboration with Analog and Digital Design engineers. Description Definition and design of Self-checking verification environments for multi-layer systems using the SystemVerilog UVM library. The responsibility spans from concept discussions, verification strategy definition and execution of the verification tasks to ensure bug-free tape-outs. The AMS DV engineer goes beyond standard verification … cutting edge concepts and methods to support them are part of the AMS DV team's DNA. Minimum Qualifications Knowledge of System Verilog test-bench language and UVM (UniversalVerificationMethodology) Hands-on experience with constrained random verification environments Basic design background in support of verification results analysis Knowledge of Object Oriented Programming (OOP) Proficiency in English language is required More ❯
fabrics. Your work will ensure first‐silicon success and robust, production‐worthy silicon that scales to data‐centre volumes. Responsibilities Architect, implement and maintain comprehensive verification environments (SystemVerilog + UVM, assertion‐based and formal) for datapath, control, memory and high‐speed I/O blocks in our OTPU. Define verification plans that target functional correctness, low‐power modes, safety, reliability … keep Flux at the forefront of silicon quality. Skills & Experience 3+ years in digital ASIC/SoC design & verification, with at least two tape‐outs. Mastery of SystemVerilog/UVM, functional coverage, constraint‐random stimulus and scoreboards. Deep understanding of clock‐domain crossing, reset and power‐domain management, DFT/scan and low‐power (UPF/CPF) methodologies. Strong scripting More ❯
fabrics. Your work will ensure first‐silicon success and robust, production‐worthy silicon that scales to data‐centre volumes. Responsibilities Architect, implement and maintain comprehensive verification environments (SystemVerilog + UVM, assertion‐based and formal) for datapath, control, memory and high‐speed I/O blocks in our OTPU. Define verification plans that target functional correctness, low‐power modes, safety, reliability … keep Flux at the forefront of silicon quality. Skills & Experience 3+ years in digital ASIC/SoC design & verification, with at least two tape‐outs. Mastery of SystemVerilog/UVM, functional coverage, constraint‐random stimulus and scoreboards. Deep understanding of clock‐domain crossing, reset and power‐domain management, DFT/scan and low‐power (UPF/CPF) methodologies. Strong scripting More ❯
fabrics. Your work will ensure first‐silicon success and robust, production‐worthy silicon that scales to data‐centre volumes. Responsibilities Architect, implement and maintain comprehensive verification environments (SystemVerilog + UVM, assertion‐based and formal) for datapath, control, memory and high‐speed I/O blocks in our OTPU. Define verification plans that target functional correctness, low‐power modes, safety, reliability … keep Flux at the forefront of silicon quality. Skills & Experience 3+ years in digital ASIC/SoC design & verification, with at least two tape‐outs. Mastery of SystemVerilog/UVM, functional coverage, constraint‐random stimulus and scoreboards. Deep understanding of clock‐domain crossing, reset and power‐domain management, DFT/scan and low‐power (UPF/CPF) methodologies. Strong scripting More ❯
Participate in design reviews and contribute to technical decision-making Document technical specifications and development progress Contribute to bring-up, synthesis, and physical-aware design flows Verification Responsibilities: Develop UVM/SystemVerilog testbenches and functional verification plans Implement directed and constrained-random tests for robust coverage Execute regression testing, debug RTL, and track issues to resolution Verify block-level and … TCL, or similar BS/MS in Electrical Engineering, Computer Engineering, or related field Verification Requirements: 5+ years of experience in hardware verification (complex SoCs preferred) Strong understanding of UVM and SystemVerilog methodologies Experience with advanced verification techniques (coverage, assertions, formal) Familiarity with RISC-V and GPU/AI architectures (preferred) Proficient with simulators and debug tools (e.g., VCS, Questa More ❯
experience (2+ years) in RTL functional verification for FPGA or ASIC Experience with code and functional coverage collection/analysis Experience with SystemVerilog and industry-standard frameworks such as UVM Experience with Python Comfortable in a Linux environment Familiarity with Verilator and/or Cocotb preferred C++ experience is a plus A bachelor's degree in computer science, electrical engineering More ❯
Berkeley Square - Talent Specialists in IT & Engineering
and RTL at IP or SoC level. Proficiency in ASIC/FPGA design tools and optimization techniques. Strong analytical and problem-solving abilities. Preferred Skills: Experience with verification methodologies (UVM, assertions, formal verification). Knowledge of CPU/GPU/DSP architectures. Proficiency in SystemVerilog, C, Python, or scripting languages. More ❯
Berkeley Square - Talent Specialists in IT & Engineering
and RTL at IP or SoC level. Proficiency in ASIC/FPGA design tools and optimization techniques. Strong analytical and problem-solving abilities. Preferred Skills: Experience with verification methodologies (UVM, assertions, formal verification). Knowledge of CPU/GPU/DSP architectures. Proficiency in SystemVerilog, C, Python, or scripting languages. More ❯
Berkeley Square - Talent Specialists in IT & Engineering
and RTL at IP or SoC level. Proficiency in ASIC/FPGA design tools and optimization techniques. Strong analytical and problem-solving abilities. Preferred Skills: Experience with verification methodologies (UVM, assertions, formal verification). Knowledge of CPU/GPU/DSP architectures. Proficiency in SystemVerilog, C, Python, or scripting languages. More ❯
Berkeley Square - Talent Specialists in IT & Engineering
and RTL at IP or SoC level. Proficiency in ASIC/FPGA design tools and optimization techniques. Strong analytical and problem-solving abilities. Preferred Skills: Experience with verification methodologies (UVM, assertions, formal verification). Knowledge of CPU/GPU/DSP architectures. Proficiency in SystemVerilog, C, Python, or scripting languages. More ❯
performance optimisation, including power, area, and frequency trade-offs. Hands-on experience with ASIC design tools (e.g., Synopsys, Cadence, etc.). Desirable Experience Understanding of verification methodologies such as UVM or formal verification. Exposure to GPU, CPU, DSP, or FPU architecture and debug/test strategies. Experience with physical implementation tools (P&R) and place-and-route flows. Programming/ More ❯
performance optimisation, including power, area, and frequency trade-offs. Hands-on experience with ASIC design tools (e.g., Synopsys, Cadence, etc.). Desirable Experience Understanding of verification methodologies such as UVM or formal verification. Exposure to GPU, CPU, DSP, or FPU architecture and debug/test strategies. Experience with physical implementation tools (P&R) and place-and-route flows. Programming/ More ❯
and SoC design. We are looking for engineers with proven experience in several of the following areas: •Computer architectures (ARM or RISC-V) •FPGA Development •VHDL/Verilog •SystemVerilog •UVMVerification •Interconnect protocols such as AXI or OCP Requirements: •Be part of innovative, high-impact projects in a fast-moving industry •Collaborate with a global team of expert engineers •Enjoy More ❯
based system designs and verification methodologies. The ideal candidate will be experienced in verifying complex SoC architectures, utilizing languages such as C, System Verilog (SV), and UniversalVerificationMethodology (UVM). This role involves close collaboration with design teams to ensure that all aspects of the SoC are thoroughly validated, from architectural design to implementation. The candidate will also contribute More ❯
testing Collaborate closely with trading and engineering teams to ensure robust, reliable systems Key Requirements: Strong experience in functional verification, including coverage models, reusable testbenches, and randomized testing (SystemVerilog, UVM, or cocotb) Proficient in Python and C++ in a Linux environment Comfortable with CI/CD workflows (Jenkins, GitLab CI, Bamboo, etc.) Understanding of networking protocols such as TCP/ More ❯
testing Collaborate closely with trading and engineering teams to ensure robust, reliable systems Key Requirements: Strong experience in functional verification, including coverage models, reusable testbenches, and randomized testing (SystemVerilog, UVM, or cocotb) Proficient in Python and C++ in a Linux environment Comfortable with CI/CD workflows (Jenkins, GitLab CI, Bamboo, etc.) Understanding of networking protocols such as TCP/ More ❯
timely updates on verification status. Qualifications • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related technical field. • Strong expertise in verification methodologies, such as UVM, and experience with PCIe, ethernet, and other relevant protocols. • Excellent leadership and communication skills with a track record of successfully leading verification teams. • Ability to thrive in a dynamic, fast More ❯
be influential in bringing new verification methodologies to the table. Key skills required for this role: A solid experience in developing verification environments for RTL designs Knowledge of SystemVerilog & UVM An ability to develop new verification flows You will be involved in the execution of all verification efforts of a component or sub-system, from the planning stage to sign More ❯
be influential in bringing new verification methodologies to the table. Key skills required for this role: A solid experience in developing verification environments for RTL designs Knowledge of SystemVerilog & UVM An ability to develop new verification flows You will be involved in the execution of all verification efforts of a component or sub-system, from the planning stage to sign More ❯
We've partnered with a cutting-edge UK GPU company backed by ex-Apple, ARM and Huawei talent, offering full technical freedom, rare foundry access, and long-term stability in a low-politics, high-impact environment. They're hiring a More ❯
Role - DV Engineer Location: EU/Remote Mandatory Skill: IP/SOC verification Verilog, System Verilog, UVM Code Coverage, functional coverage Industry Experience : 5 to 10 years SOC Verfication Experience on ARM Ecosystem PCIE Experience and also PCIE-VIP usage experience GLS working experience Proficient in C/System Verilog and UVM Working knowledge of GIT Soft skill - Good Communication More ❯
to production and delivery/tape-out, including performance review, analysis, costing, and optimisation Understanding of the product's design & verification needs, standardisation, adherence to frameworks and methodolgies e.g. UVM Excellent communicator, with a keen interest in team collaboration and a clear approach to the design & development process Bonus/"Nice-to-have" skills Digital Video processing/video compression More ❯
to production and delivery/tape-out, including performance review, analysis, costing, and optimisation Understanding of the product's design & verification needs, standardisation, adherence to frameworks and methodolgies e.g. UVM Excellent communicator, with a keen interest in team collaboration and a clear approach to the design & development process Bonus/"Nice-to-have" skills Digital Video processing/video compression More ❯
